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The global electric vehicle (EV) market acceleration is facilitated by supporting 
policies deployed by governments and cities to reap multiple benefits in the fields of 
transport decarbonization, air pollution reduction, energy efficiency and security. Currently 
conductive chargers are a customary method of storing electric energy into the storage 
elements present onboard of an EV which is inadequate in supporting complete autonomy. 
The thriving inclination towards design of autonomous vehicles have shaped wireless 
charging as an attractive solution in favor of complete autonomy. As long as the wireless 
charging infrastructure as well as interoperability standards are not completely developed, 
wired and wireless chargers have to co-exist onboard the vehicles for user convenience. 
Incorporation of an entire parallel wireless charging system on-board an EV, either during 
manufacturing or after-market increases size, weight, or cost, while declining the electric 
range of vehicle. The current requisite for multiple on-board charging options motivates 
the necessity for a solution for efficiently integrating wired and wireless charging systems. 
In this PhD research we propose multiple charging architectures capable of 
integrating inductive and conductive charging systems. The proposed architectures merge 
 
the output rectifying stage of an inductive charging system to the existing on-board charger 
eliminating the additional weight and volume associated with a wireless charger. Since the 
proposed system involves multiple power conversion stages, a system level study is carried 
out to select feasible topologies capable of maximizing the efficiency of an integrated 
system. Additionally, an extended harmonic approximation (EHA) technique is introduced 
to increase the accuracy of a resonant converter model facilitating the optimized design 
parameter selection of an inductive charging system. Furthermore, a novel analog 
synchronous rectification circuit is proposed and designed to enable active rectification 
maximizing power transfer efficiency.  
 For  proof of concept verification, a laboratory prototype of a 3.3kW Silicon 
Carbide (SiC) based integrated wireless charger is developed that can be interfaced to a 
variable input voltage (85-265 Vrms) 50/60Hz AC grid. According to the experimental 
measurements, the charger draws an input current with total harmonic distortion of 1.3% 
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Chapter 1: Introduction 
1.1 EV Market 
Dynamic market acceptance of electric vehicles has ensued in recent years leading to a  
global stock of 3.1 million electric passenger cars in 2017, an increase of 57% from the 
previous year [1]. The global EV market spurt is facilitated by supporting policies deployed 
by governments and cities to reap multiple benefits in the fields of transport 
decarbonization, air pollution reduction, energy efficiency and security[2]. Increased sales 
volumes together with growing competition in the development of new technologies act as 
motivating factors for continuous reductions in the cost of manufacturing key components 
of an EV. Cost reductions in EV-related technologies further support their affordability 
compared with internal combustion engine vehicles. 
1.2 EV Architecture  
In comparison to conventional gasoline vehicles, EVs are typically powered by one or more 
electric motors as an alternative to an internal combustion engine (ICE). Large battery 
packs are used in EVs to store electric energy and are energized from the grid through plug-
in charging systems. Hybrid electric vehicles (HEVs) can be powered by both fossil and 
electric energies. Typically, an ICE and an electric motor with a battery pack are included 
in HEVs. The battery pack is charged through the ICE, not the grid, therefore, HEVs do 
not have plug-in charging systems[3].Plug-in hybrid electric vehicles (PHEVs) also have 
both ICE and electric motors. However, in comparison to HEVs, the battery pack of PHEVs 
can be charged through both the ICE and the grid. Therefore, plug-in charging systems are 




A figurative PHEV power system architecture is presented in Fig. 1.1, which consists of 
an electric motor, a drive inverter, a high voltage (HV) battery pack, a 12 V low voltage 
(LV) auxiliary battery, onboard charger (OBC) and wireless charging interface. 
Furthermore, an internal combustion engine is present on-board fueled by gasoline and 
attached to the axle through a torque coupler [4]. The electric motor serves a dual purpose 
in this architecture namely propulsion and regeneration. In propulsion mode, the electric 
motor propels the vehicle with the help of energy stored in the HV battery. The drive 
inverter transforms dc output of the battery to the required AC input to drive the motor. In 
regenerative mode, the motor acts as a generator recovering the breaking power and storing 
it in the HV battery. Thus the drive inverter operates in a bidirectional fashion as shown in 























































Fig. 1.1 Power electronic interfaces onboard a plug-in hybrid vehicle 
A LV battery of 12V is also typically present on-board the vehicle which supplies the 




control interfaces of various on-board elements. In case of gasoline engines the 
starter/generator charges the auxiliary battery during propulsion while in electric vehicles 
there is additional on-board dc-dc converters present which facilitate high voltage to low 
voltage power conversion in a unidirectional fashion. 
Conventionally, an on-board wired charger is an essential component of an EV aiding the 
charging of the main traction battery. The two charging interfaces on-board the vehicle are 
presented in Fig. 1.1 categorized as (i) AC charging and (ii) DC fast charging. The various 
classification of charging levels and the corresponding standard [1] used by electric vehicle 
supply equipment (EVSE) in North America are presented in Table 1.1.  
Typical OBCs available in market are Level 1 or Level 2, they use the on-board AC-DC 
interface to convert the input single phase grid voltage to HV battery voltage typically in 
the range of 400V. Since, the battery voltage is dependent on the state of charge (SOC) the 
on-board charger needs to regulate the output voltage to variable battery voltage 
specifications while isolated from the grid. Furthermore, due to addition of on-board 
interfaces for power conversion the weight and volume of these chargers have to be 
minimized to increase the electric range of the vehicle. In this regards, multiple topologies 
have been proposed to integrate on-board power electronic interfaces [5]. 
Newer vehicles are equipped with DC fast charging capabilities which supplies a large 
amount of dc current directly to battery charging at very fast rates. The AC-DC conversion 
stage for DC fast chargers are placed off-board the vehicle and requires additional 
infrastructure to enable this charging. Even though a DC fast charger is very convenient 
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Current AC AC AC, triphase DC 
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Recently wireless charging of EVs has gained popularity due to its safety, convenience, 
and compatibility with fully autonomous driving technology [6]. Wireless charging 
typically employs either near field or far field electromagnetic (EM) fields for energy 
transfer. Far field EM power transfer is employed for long distance transmission while EVs 
typically employ near field power transfer as the air gap distance is less than a couple of 
centimeter’s [7]. The typical on-board components of a wireless charging system are 
illustrated in Fig. 1.1. A receiver pad is attached to the vehicle which receives power from 
a transmitting pad through inductive or capacitive field that generates AC voltage. The 
received voltage is rectified with the help of an on-board rectifier to charge the HV battery. 
Similar to conductive charging solutions wireless standards are under development to 
define power levels, classify the efficiency requirements as well as provide guidelines for 
interoperability between various charging structures [6] - [8].  Table 1.2 summarizes the 




different structures enabling wireless charging will be comprehensively reviewed in the 
following section. 
Table 1.2 J2954/1 proposed WPT Power classes for inductive charging  [8] 
Characteristics 
WPT Power Class 
WPT1 WPT2 WPT3 WPT4 
Maximum 
input volt amps 









>80% >80% >80% TBD 
Frequency 85 kHz within international frequency band (81.38 – 90 kHz) 
1.3 Charging Structures 
The various on-board charging interfaces of a conventional electric vehicle equipped with 
both wireless and conductive charging stages is presented in Fig. 1.2.  
 
Fig. 1.2 Typical charging elements of an EV equipped with conductive and inductive charging 
Power Supply 1 
2 Wireless Transmitter 3 Wireless Receiver 
4 Traditional 
On - board Charger 
5 Energy Storage 6 Combo Charge Port 




1.3.1 Conductive charging  
A typical EV charger configuration is shown in Fig. 1.3 which consists of an AC-DC power 
factor correction (PFC) stage in cascade to an isolated DC-DC converter. The front-end 
PFC circuit aids in achieving a unity power factor (PF) at the grid side while regulating the 
output DC voltage to a specified value. Researchers have tried to improve the performance 
of this stage by proposing different topologies and control techniques[9]- [10]. The most 
widely accepted PFC topology adopted in single-phase OBCs are boost-derived PFCs due 
to their continuous input current characteristics and superior EMI performance, compared 
to buck-derived PFC topologies whose EMI filters are usually bulky with high losses due 












Fig. 1.3 Typical structure of on-board charger 
An isolated DC-DC stage is necessary to provide isolation between grid and HV battery. 
Two classes of topologies are widely used for this purpose, (i) Pulse Width Modulated 
(PWM) converters including phase-shifted full bridge converter (PSFB) and dual-active 
full bridge converter (DAB) (ii) Pulse frequency modulated (PFM) converters comprising 
of different styles of resonant converters like LLC,  LCC, CLLC. These converters operate 
with a fundamental difference in control technique but share several common 
characteristics such as capability of wide gain operation, ability to achieve soft switching 




A high efficiency two stage vehicle charger with bridgeless boost PFC circuit in cascade 
with phase shifted full bridge structure shown in Fig. 1.4 was developed by researchers in 
[11]. The proposed charger is unidirectional due to the secondary diode bridge but can 
easily be made bidirectional by replacing with a synchronous rectified bridge. The 

























Fig. 1.4 High efficiency vehicle charger proposed in [11] 
A 97.2% efficiency is recorded for the isolated DC-DC conversion stage for a bidirectional 
PWM resonant converter proposed by researchers in [12] for EV charging application.  The 



















Fig. 1.5 Bidirectional PWM resonant converter proposed in [12] 
Researchers in [13] have proposed a dual stage structure with interleaved totem pole PFC 
in cascade with a half-bridge CLLC converter as a feasible solution for OBC. The proposed 
OBC structure is presented in Fig. 1.6, where the use of a variable dc link voltage improves 
overall efficiency of the circuit. The proposed circuit claims a peak efficiency of over 94% 





























Fig. 1.6 Dual stage OBC structure proposed by researchers in [13] 
Additionally, multiple bidirectional resonant converters suitable for OBC design with 
variable dc link voltage are proposed by researchers in [14]. An electrolytic capacitor-less 
bidirectional structure employing harmonic compensation was proposed by researchers in 
[15] for power dense OBC design.  
1.3.2 Inductive charging  
The inductive power transfer (IPT) system uses the near field magnetic resonance principle 
to transfer power wirelessly from a transmitter pad to a receiver pad with large air gap.[16] 
A typical block diagram representation of the various stages involved in an IPT system is 
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Fig. 1.7 Typical structure of an IPT system for EV charging 
The off-board components designated in Fig. 1.7 facilitate the conversion of grid voltage 
AC to an intermediate DC voltage which is converted to a high frequency AC (HF-AC) 
voltage to be magnetically coupled with the on-board components. The AC-DC conversion 




discussed in the previous section are equally appropriate for design of this system. Detailed 
review and topology selection for this stage is carried out in Chapter 3. 
Figure 1.8 summarizes the most common structure used by researchers for IPT charging 
system for EV[16], [18]–[22]. The basic structure uses an active front end rectifier followed 
by a voltage fed high frequency inverter. Various compensation topologies are employed 
to improve the power transfer capability as well as the tolerance of the system to 
misalignment conditions [23]–[26]. A detailed analysis of various basic compensation 
topologies is carried out in chapter 3. Different coil structures are also proposed by 
researchers to improve the coupling between the coils while reducing the weight and size 
of coil. [22], [27]–[31]. The secondary side of the wireless stage uses a diode bridge to 





















Fig. 1.8 IPT system employing a dual stage structure with voltage fed high frequency inverter network 
An alternative topology for high frequency DC-AC conversion using current fed inverter 
is proposed by researchers in [32], [33]. The current topology inherently provides lower 
current stress and short circuit protection. The main disadvantage of this topology is the 
use of a large inductor at the input side to generate the current source leading to increased 
volume, additional losses and increased cost of the system[6], [32]. The current fed 
structure also requires an on-board rectification stage to convert high frequency AC – DC 

























Fig. 1.9 IPT system employing a current source fed high frequency inverter[32] 
A topology employing a multi-phase series connected converter to power an IPT system 
was proposed by researchers in [34] capable of enabling high power IPT solutions. The 
proposed system can be extended to an n-phase input with a series connected output current 
transformer which can individually control the phase of each leg to facilitate soft switching 
operation. The system is compensated with a series-series (SS) structure. On the output 
side of the converter a bridge rectifier is used to convert the high frequency AC back to 
DC.  Even though the proposed system is feasible for high power applications it requires 
multiple current transformers as well as a complex phase shifting control technique 























Multi-phase inductively coupled wireless converter  
Fig. 1.10 IPT charger employing multi-phase inductively coupled wireless converter[34] 
1.3.3 Capacitive charging  
A capacitive power transfer (CPT) system is an alternative structure employing the near 
field magnetic resonance principle to transfer power wirelessly from a transmitter pad to a 
receiver pad with large air gap. A typical block diagram representation of the various stages 





























Fig. 1.11 Typical structure of a CPT system for EV charging 
The vehicle side components designated in Fig. 1.11 facilitate the conversion of grid 
voltage AC to an intermediate DC voltage which is converted to a high frequency AC (HF-
AC) voltage to be capacitievly coupled to the vehicle side components. The AC-DC 
conversion stage is similar to the front-end PFC stage of a conductive charger but present 
off-board the vehicle. Since, the capacitance formed by parallel plate structures is very low 


















Fig. 1.12 CPT structure presented by researchers in [35] 
Fig. 1.12 presents the CPT topology proposed by researchers in [35] capable of transferring 
589W of power across an air gap of 12 cm with the help of a 6.78MHz switching operation. 
The proposed topology uses an H-bridge structure at the input inverter stage along with a 
LCC compensation network providing soft-switching characteristics to reduce switching 
losses at high frequency operation. The power transferred through the electric field in an 
air gap generates the secondary current which is rectified with the help of a diode rectifier 



























Fig. 1.13 CPT structure presented by researchers in [36] 
A double sided LCC compensation based CPT system was proposed by researchers in 
[36]. The proposed system has reported efficiency of 90.8% for dc-dc stage alone at an 
air gap of 150mm when transferring 2.4kW power. The proposed converter uses a 
switching frequency of 1MHz with coupling capacitive pads of 610mm x 610 mm in size. 
In this thesis, a CPT system is not considered for integration with conductive charger 
majorly because of the multi-MHz operation requirement which enforces more 
modification to on-board components for efficient operation. Additionally, the CPT system 
depends on the permittivity between the metal plates which could potentially be affected 
by the presence of environmental factors such as humidity. 
1.4 Thesis Objectives 
Currently wired charging is the customary method of delivering electric energy to the 
storage elements present onboard of EVs. Thriving inclination towards design of 
autonomous vehicles have shaped wireless charging as an attractive solution in favor of 
complete autonomy. Until the wireless charging infrastructure as well as interoperability 
standards are completely developed, wired and wireless chargers have to co-exist onboard 
the vehicles for user convenience. Current solutions for wireless charging requires 




Incorporation of an entire parallel wireless charging system on-board an EV, either during 
manufacture or after-market shrinks the electric range of vehicle. 
The need for co-existence of power electronic interfaces for wired and wireless chargers 
onboard the vehicle leads to an opportunity to develop integrated solutions. Typical OBC 
configuration includes an active bridge which can potentially act as a rectifier stage of 
wireless system. This removes the need of additional power electronics onboard the vehicle 
for wireless power conversion, as well as reduces cooling and cabling requirements of 
wireless system.  
Subsequently, the major research problems on which research effort has been focused in 
this work are briefly as follows:  
- Development of novel integration architectures to combine conductive and 
inductive charging system for electric vehicles 
- Conducting optimized designs for different integral power conversion stages i.e. (i) 
off-board components including power factor correction rectifier, primary side 
wireless compensation network, inductive coil and (ii) vehicle onboard components 
including a secondary side compensation network and a rectifying stage.  
- An extended harmonic analysis (EHA) method for analyzing the inductive power 
transfer system with multiple resonant frequencies, which will lead us in obtaining 
the voltage gain and calculating the component stresses of the wireless stage with 
higher accuracy at an operating frequency different from either of the resonant 
frequencies.  
- Development of a novel analog circuit based phase synchronization method, which 




zero voltage switching (ZVS) of all the devices without adding any sampling error 
based complexity unlike a digital controller and facilitates enhancement of power 
stage conversion efficiency. 
1.5 Major Contributions 
The main contributions of this research work are as listed below 
1) Three novel architectures capable of integrating on-board components of wireless 
chargers to the existing wired chargers are proposed. Among the proposed 
solutions, solution III is selected to evaluate the system in laboratory as it require 
minimum power conversion stages.  
2) A comprehensive loss evaluation of various bridgeless power factor correction 
(PFC) circuits are carried out to select an off-board AC-DC conversion stage for 
the development of a 3.3kW integrated charging structure. . The totem pole PFC 
structure exhibits minimum loss for 3.3 kW operating condition and hence is 
selected for implementation. A detailed small signal averaged model including the 
effects of series resistance in input inductor and output capacitor is developed to 
design the dual loop control structure. As a proof of concept, a laboratory prototype 
of the totem pole PFC is built, which achieves a full load efficiency of 97.39% 
while drawing input current with a power factor of 0.9993 and THD of 2.08% at a 
nominal grid voltage of 240 Vrms. 
3)  A wireless DC-DC stage capable of transferring 3.3 kW over an air gap of 10cm 
is developed in lab to evaluate the proposed charging system. A set of wireless coils 
using ferrite back plates are designed and manufactured in lab based on ANSYS 




stress of various resonant components. The designed passive rectification based 
wireless DC-DC stage achieves a full-load efficiency of 94.2% 
4) To improve the overall efficiency of proposed charging system an analog 
synchronous rectification circuit is proposed which uses secondary side sensed 
current to auto synchronize the active bridge of on-board charger. The proposed 
synchronization structure can enable secondary ZVS operation by generating 
programmed phase lead. To evaluate the improvement in efficiency by using the 
proposed analog circuit, a wireless DC-DC with active rectification is implemented 
which achieves a full load efficiency of 95.42 %.  An efficiency improvement of   
>1.25% is achieved by active rectifier based solution compared to passive 
rectification over the load range. 
5) Finally, the proposed integrated wireless charger is implemented using various 
building blocks developed by this work. A laboratory prototype is realized to 
evaluate the overall system characteristics. The integrated wireless charger was able 
to transfer 3.3kW power from grid to load with a conversion efficiency of 92.77% 
while drawing input current with a power factor of 0.9994 and 1.3% THD. 
1.6 Synopsis of the dissertation 
In Chapter 2, a comprehensive review of existing integrated conductive and inductive 
charger solutions are carried out. Multiple integration architectures capable of on-board 
topological integration of conductive and inductive chargers are proposed. Furthermore, 
system level implementation structures based on the proposed architectures are introduced. 
In Chapter 3, the key design considerations of an off-board input rectification stage for the 




front end converters is carried out; a critical loss comparison study is completed to select 
the most suitable topology for the charger specifications. Detailed small single modeling 
of the selected topology is carried out to design a suitable control structure capable of 
meeting the charger requirements. A laboratory prototype of the selected single phase 
rectifier is implemented and evaluated to validate the proposed solution. 
In Chapter 4, the overall design of a wireless dc-dc stage is presented, where a brief 
introduction to IPT technology as well as a comprehensive review of various compensation 
structures are carried out to select a suitable compensation topology for the proposed 
charger. The design of charging coils or pads form a critical component in enabling an IPT 
system. Hence, various coil structures are reviewed and a suitable topology is selected for 
implementing laboratory level prototype based on design specifications. In order to design 
the compensation network a system level modeling of the wireless dc-dc conversion stage 
is carried out with the help of a fundamental harmonic approximation (FHA) technique. 
The inaccuracies in the developed system based on FHA model led to the development of 
a novel extended harmonic approximation (EHA) modeling method for accurate design of 
an IPT system. A laboratory prototype of the wireless DC-DC stage is developed and 
evaluated to substantiate the proposed design. 
In Chapter 5, an analog synchronous rectification circuit is proposed to enable active 
rectification of wireless on-board rectifier. The proposed solution eliminates the need of 
any onboard microcontroller or high frequency synchronization signal transmission from 
the primary side to enable active rectification. As a proof of concept verification, a 




efficiency. Additionally, an integrated wireless charger proposed in Chapter 2 is 
successfully built and evaluated to demonstrate the feasibility of the proposed solution. 
Finally, in Chapter 6, relevant conclusions from the research work performed are 
summarized and several future research topics for further performance enhancement of the 






Chapter 2: Integrated wireless charging system architecture 
2.1 Background review of existing integrated charging solutions 
 The strict volume and weight requirements imposed by automobile industry has 
always favored integration of components onboard the vehicle. The trend for integration is 
a potential reason for proposing the concept of an integrated wireless/onboard charger 
solution with a smaller battery pack reducing cost and weight of vehicle as a potential 
future trend [37]. Active research is being carried out by industries and research groups to 
develop such an integrated wireless charging solution.  
 Tesla Motors, Inc. currently holds a patent [38]for integration of inductive and 
conductive charging system with two different architectures. Fig. 2.1 illustrates a 
generalized block diagram from [38] where the integration takes place at the output stage 
of converter. The inductive and conductive system are two independent system without 
any reduced components leading to high volume requirement. The output battery can be 
simultaneously charged by both methods leading to a higher charging rate but at the 






























An alternative solution is proposed in patent [38] as presented in Fig. 2.2 which 
integrates the output of wireless stage to the isolation transformer of conductive stage with 
help of power connectors and contactors. They have proposed the use of primary stage 
diode bridge to charge the output battery. The use of diode bridge as well as no provision 





























Fig. 2.2 Integrated configuration 2 proposed in [38] 
Fig. 2.3 illustrates the integration of the wireless rectifier stage to the drive train boost 
converter as proposed by researchers in [39]. The proposed wireless system requires 
additional diodes to be included in the drive train circuit and leads to lower efficiency due 
to the conduction loss.  Additionally the conductive charging system is still on-board the 



































An alternative integration solution proposed by researchers in [40] illustrated in Fig. 
2.4 uses a coupled magnetic structure that integrates the isolation transformer of plugin 
charger and receiver coil of inductive system. The coupled design leads to constrained 
parameters for both conductive and inductive charging system reducing the range of 
operation. Moreover, the design of isolation transformer for plugin charger with the help 
of ferrite plate structure leads to a lower coupling than a conventional transformer if proper 
design constrains are not met. Non-optimized design of transformer due to additional 
constraints introduced by wireless integration can impact the overall efficiency of 























Fig. 2.4 Integrated configuration proposed in [2-4]. 
2.2 Proposed Integrated Wired and Wireless Charging Architecture 
 In this thesis, we propose a topological integration solution with existing onboard 
charger that reuses the existing components onboard and facilitate conductive and 
inductive charging independently. The aim of this charging integration is to reduce the 
overall weight and volume of required power electronics components onboard the vehicle. 
The proposed charging architecture can be classified into three different solutions based on 




2.2.1 Solution I 
 Fig. 2.5 illustrates the proposed integration solution I of inductive and conductive 
charging system with the help of an interfacing circuit. The interfacing circuit that helps to 
bridge the inductive and conductive charging system is introduced before the isolated 
switching rectifier stage. The inductive charger reuses the switching elements of isolated 
switching rectifier to convert the high frequency AC output from compensation network to 





























[ ]On-Board Vehicle  
Fig. 2.5 Proposed Integration solution I at power factor correction stage of onboard charger 
The main components of charging system deployed on-board vehicle as a part of 
Solution I are 
Input filtering stage: The input from grid is connected to an EMI filtering stage of onboard 
stage using charging interface meeting SAE J1772 standard for grid connected system. The 
filtering stage may additionally include passive storage, decoupling elements required for 
operation of the circuit. This stage is mandatory for all the solutions proposed above to 
meet the current quality requirements. In Solutions II and III this stage is merged with the 
input conditioning stage. 
Interfacing circuit: The interfacing circuit which acts as a bridge between inductive and 




isolation required for independent operation of individual chargers. The interfacing circuit 
that helps to bridge the inductive and conductive charging system is introduced before the 
isolated switching rectifier stage for solution I. 
Isolated switching rectifier: This stage acts as the main power factor correction (PFC) 
circuit which helps in rectifying AC input from grid to DC output with isolation. The major 
requirement of this stage for the proposed integration solution is presence of a rectifying 
bridge structure to act as secondary receiving side of inductive stage. Different combination 
of circuits could be used as a potential solution for this stage. Proposed solutions could be 
single stage or dual stage which meets the requirement of isolation and rectifying bridge 
structure.  
Output conditioning circuit: The output of the isolated switching rectifier stage is 
connected to a conditioning circuit that can be passive or active depending on the 
requirement of energy storage device. The passive components could be capacitive or 
inductive in nature. Active circuits may include and is not limited to active buffering 
circuits or additional step up or step down converters to provide necessary voltage 
transformation. 
On-Board Controller: An onboard controller provides the necessary switching signals to 
the interfacing circuit and rectifier circuit based on feedback signals from various sensors 
in circuit. The control logic depends on the isolated switching rectifier topology selected 
and may use different techniques such as pulse width modulation (PWM) control, pulse 
frequency modulation (PFM) control, phase shift modulation control or a hybrid structure 




wireless communication channels maybe integrated to the system to provide 
communication between off board and on board systems. 
Analog Control logic: Additional analog control logic maybe included to existing onboard 
chargers or could be integrated to onboard controller for providing control signals to 
bridging circuit for efficient operation of inductive charger. Analog circuit includes current 
sensors, high speed comparator circuit, buffer interface, signal multiplexer, gate drive 
circuits and necessary interfacing connectors depending on selected topology. 
Comp. N/W: Compensation network is a crucial component for on-board as well as off-
board stages of wireless system to improve the power transfer ability by proper 
compensation logic. The compensation network may include passive component such as 
inductors and capacitors or active components that vary the effective impedance based on 
additional control logic.  
Receiving Coils: Wireless receiving coils are placed on-board which is connected to the 
interfacing circuit through the compensation network. Different structures of wireless coils 
are possible based on the requirements of design. 
Energy Storage: Energy storage element to be supplied could be a single battery source or 
a combination of different configuration of sources based on the selected topology. 
Similarly, Off-board components are required for the operation of inductive stage which 
mainly includes 
Input conditioning & Switching Inverter stage: The AC voltage from grid is converted to 
DC to be supplied to the switching inverter with the help of this circuit. This stage includes 
conditioning circuit such as EMI filter, storage elements and necessary switching elements 




conditioning stage deals with PFC operation while the inverter stage provides the necessary 
DC to AC voltage conversion at higher frequency. The switching inverter stage could be 
potentially integrated to the input conditioning stage in a single stage structure and can 
energize wireless transmitting coils through compensation network. 
Transmission Coils: Wireless transmitting coils are placed off-board which is connected to 
primary grid through compensation network and associated switching structure. Different 
coil structures are possible based on the requirements of design. 
Off-Board Controller: An off-board controller provides the necessary switching signals to 
the input conditioning stage and switching inverter network based on feedback signals from 
various sensors in circuit. The control logic depends on the chosen topology and could 
potentially employ techniques such as pulse width modulation (PWM), pulse frequency 
modulation (PFM), Phase shift control or a hybrid control scheme using one or more 
schemes. Additionally wireless communication channels, positioning control systems 
maybe integrated to provide communication between off board controller and on board 
systems. 
2.2.2 Solution II 
An alternate charging architecture (Solution II) is illustrated in Fig. 2.6, where AC 
output from receiving coil after compensation is supplied to the isolation transformer of 
conductive charger with the help of proper interfacing circuit structure. The proposed 
Solution II introduces additional level of isolation from grid stage but reduces the stages 




































Fig. 2.6 Proposed solution II 
2.2.3 Solution III 
An extension to Solution II is presented in Fig. 2.7 .The proposed bridging is 
introduced after the isolation transformer of conductive charger. Solution III uses the 
output conditioning circuit rectification stage to converter the high frequency AC supplied 

































Fig. 2.7 Proposed Integration solution III 
The main components of the proposed solutions II and III are summarized below: 
Input Conditioning & Switching Inverter Stage: The Isolated switching rectifier stage 
presented as a part of Solution I is decoupled into two parts for Solution II and Solution 
III. Input conditioning stage merges the PFC stage as well as the EMI filter and provide a 
grid interface to meet the required standards. The DC output of input conditioning stage is 




frequency AC signal. Alternatively a single stage structure could be used for Solution III 
where the switching inverter network is merged with input conditioning circuit and directly 
provides high frequency AC signal from input grid voltage.  
Comp. N/W: Compensation network is an essential part of off-board and onboard stage, 
which helps in improving power transfer capability. This stage also helps in improving 
efficiency by introducing soft switching characteristics to the circuit. The compensation 
network may include passive component such as inductors and capacitors or active 
components that vary the effective impedance based on additional control logic. 
Interfacing circuit: The interface circuit uses combination of relays, connectors and active 
devices to provide the necessary isolation required for operation of individual chargers. It 
may include passive compensation networks required as a part of conductive stage. The 
interfacing circuit is introduced before the isolation stage of the onboard charger topology 
in case of Solution II and hence inherently provides an extra level of isolation to the 
inductive stage. Alternatively, Solution III introduces bridging after the isolation 
transformer but removes the additional constraints on transformer design imposed by 
integration proposed in Solution II. 
Output conditioning circuit: The output of the isolating transformer is connected to a 
conditioning circuit that can be passive or active depending on the requirement of energy 
storage device. The passive components could be capacitive or inductive in nature which 
can act as storage components or filtering components in case of resonant based structures. 
Active components may include active buffering circuits or additional step up or step down 




Energy Storage: Energy storage element to be supplied could be a single battery source or 
a combination of different configuration of sources based on the selected topology. 
On-Board Controller: An onboard controller provides the necessary switching signals to 
the input conditioning stage, switching inverter and interfacing circuit based on feedback 
signals from various sensors in circuit. The control logic depends on the chosen topology 
and could potentially employ techniques such as pulse width modulation (PWM), pulse 
frequency modulation (PFM), Phase shift control or a hybrid control scheme using one or 
more schemes.  Additionally wireless communication channels maybe required to provide 
communication between off board controller and on board systems for power flow control. 
Analog Control logic: Additional analog control logic maybe included to existing onboard 
chargers or could be integrated to onboard controller for providing control signals to 
bridging circuit for efficient operation of inductive charger. Analog circuit includes a 
combination of sensors, high speed comparator circuit, buffer interface, signal multiplexer, 
gate drive circuits and necessary interfacing connectors depending on selected topology. 
Off-Board Controller: An off-board controller provides the necessary switching signals to 
the input conditioning stage and switching inverter network based on feedback signals from 
various sensors in circuit. The control logic depends on the chosen topology and could 
potentially employ techniques such as pulse width modulation (PWM), pulse frequency 
modulation (PFM), Phase shift control or a hybrid control scheme using one or more 
schemes. Offboard controller integrates wireless communication channels along with 




Transmission Coils: Wireless transmitting coils are placed off-board which is connected to 
primary grid through compensation network and associated switching structure. Different 
coil structures are possible based on the requirements of design. 
Receiving Coils: Wireless receiving coils are placed on-board which is connected to the 
interfacing circuit through the compensation network. Different structures of wireless coils 
are possible based on the requirements of design. 
2.3 System level implementation structures for proposed solutions 
 Fig. 2.8 presents one of the feasible topology derived from Solution I, where the 
selected isolated switching network is an interleaved totem pole PFC cascaded with a half 
bridge CLLC converter (HB-CLLC). The output of HB-CLLC converter is fed to a 
capacitor which acts as the output conditioning circuit. Inductive charger uses a dual stage 
cascaded converter, where again a totem pole PFC circuit acts as input conditioning stage 
followed by a full bridge switching inverter exciting the transmission coil through a 
compensation network. The receiving coil is powered by transmitting coil and supplies 
energy to a compensation network which is integrated to conductive stage with the help of 
interfacing relays Rl1 and Rl2. The analog control logic supplies the necessary driving pulse 
to the input bridge for efficient operation of wireless rectifier. More detailed analysis and 
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 Solution II integrates the wireless charger at the isolation stage of conductive 
charger onboard the vehicle as presented in Fig. 2.9. The input conditioning stage of 
onboard charger uses an interleaved totem pole structure connected in cascade with the 
primary full bridge switching inverter of an a dual active bridge (DAB) converter. The 
secondary output bridge of DAB along with dc capacitor acts as the output conditioning 
circuit supplying the high voltage (HV) battery. Off-board stage of inductive charger uses 
a dual stage cascaded converter, where a totem pole PFC circuit acts as input conditioning 
stage followed by a full bridge switching inverter exciting the transmission coil through a 
compensation network. The receiving coil is powered by transmitting coil and supplies 
energy to a compensation network which is integrated to conductive stage with the help of 
interfacing relay Rl2. An additional relay Rl1 is required to isolate the dc link of PFC circuit 
to prevent voltage buildup during operation of inductive circuit. The analog control logic 
supplies the necessary driving pulse to the input bridge for efficient operation of wireless 
rectifier. This solution introduces additional constraints in the design of DAB transformer 
as the magnetizing inductance and leakage inductance lies in active power path of inductive 
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Fig. 2.9 System level implementation of Solution II 
 Fig. 2.10 presents a feasible system topology for Solution III. The inductive 
receiver output is integrated after the isolation stage of conductive charger onboard reusing 
the output switching bridge for rectification. Similar to solution II input conditioning stage 
of onboard charger uses an interleaved totem pole structure connected in cascade with the 
full bridge switching inverter of an a dual active bridge (DAB) converter. The output bridge 
of DAB along with dc capacitor acts as the output conditioning circuit supplying the high 
voltage (HV) battery which makes integration possible for this solution. A dual stage 
cascaded converter structure is used in off-board stage of inductive charger, where a totem 
pole PFC circuit acts as input conditioning stage followed by a full bridge switching 
inverter exciting the transmission coil through a compensation network. The receiving coil 
is powered by transmitting coil using magnetic field and supplies energy to a compensation 
network which is integrated to conductive stage with the help of interfacing relays Rl1 and 




hence there is no restriction imposed on the design of DAB transformer. The extra isolation 
introduced by the high frequency DAB transformer in case of Solution II is lacking in this 
solution but the wireless coils inherently introduces isolation between off-board and on-
board charging elements which makes extra isolation an optional requirement. This 
solution can potentially give similar efficiency as that of an independent wireless system 
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Fig. 2.10 System level implementation of Solution III 
2.4 Summary 
 In this chapter, a comprehensive review have been carried out on the existing 
integrated conductive and inductive wireless charging solutions proposed by industries and 
research groups. Three different architectures for developing integrated inductive and 
conductive charging solutions are presented, classified based on position of integration of 
two stages. Solution I and III does not impose any additional constraints on conductive 




isolation transformer parameters. Solution III has the potential of highest efficiency among 
the three proposed architectures, since no extra power conversion stage is introduced in 
inductive charging path compared to an independent wireless charging system. Finally, 
feasible system level implementation topologies for various architectures are introduced. 
In order to understand the rationale behind the selection of various structures presented as 
a part of system level implementation of proposed solution detailed loss analysis and 




Chapter 3: Design and Evaluation of Off-board AC-DC Conversion 
Stage 
3.1 Introduction 
The basic architectures capable of integrating inductive and conductive charging of electric 
vehicle were introduced in previous chapter. The complete system includes various stages 
of power conversion which has to be individually optimized to maximize the overall 
efficiency of system. The system includes both off-board as well as on-board components 
which needs to be cautiously designed to meet power transfer requirement.  The target 
system proposed to be developed in laboratory focuses on charging a plugin hybrid electric 
vehicle (PHEV) with smaller battery capacity. 
3.2 Off-board system design 
The proposed integrated charger system requires off-board components to energize the 
wireless transmission stage. As presented in chapter 2 the off-board system transforms 
single phase AC grid voltage to DC voltage with the help of input conditioning stage. The 
output of AC-DC stage is supplied to a switching inverter connected in cascade to generate 
high frequency AC energizing the transmitting coil through appropriate compensation 
topology. The proposed charger is designed based on the key parameters listed in Table 
3.1 derived from commercially available charging solutions meeting various standards of 
charging [8]-[9]. 
3.1 Selection of input conditioning stage 
The input conditioning stage of wireless charger is an active front end rectifier or power 




distortion ensuring high power quality and high power factor [9]. As required by the Europe 
standard IEC 61000-3-2 [41], any power converter connected to the grid with power 
consumption over 75W needs to have front-end PFC stage to meet the harmonic regulation 
standards. Similarly, in US SAE J2894 [42], the U.S. National Electric Code (NEC) 690 
[43] standards specifies the power quality requirements of any interface connected to grid.  
Table 3.1 Key charger specifications 
Parameter Value 
Input voltage range (single Phase) 85 - 265 Vrms 
Output battery voltage range 250 – 400 V 
Maximum output power rating 3.3 kW 
Maximum output current  8.25 A 
Maximum input current (rms) 15.1 A (@ nominal voltage) 
PFC target efficiency 97.5 % 
Maximum input current Total 
Harmonic Distortion (THD) 
< 5 % 
Target integrated charger efficiency  92 % 
In order to charge the battery under varying voltages, supplied from universal input voltage 
range as specified in Table 3.1 boost derived PFC topologies are appropriate candidates for 
evaluation. Traditional boost based PFC topologies presented in Fig. 3.1(a) and Fig. 3.1(b) 
use a diode bridge in cascade with boost converter to generate high quality input current. 
Even though high quality current  with minimum distortion can be generated, the diode 
bridge causes significant power loss leading to significant drop in efficiency as well as 




































Fig. 3.1 Traditional PFC topology (a) boost PFC (b) interleaved boost PFC 
Boost-derived bridgeless converters are an attractive option to meet the requirements of 
high efficiency, high power density and high power quality AC-DC conversion. The 
bridgeless topologies have lower conduction losses due to reduced number of 
semiconductor devices in current path leading to high efficiency operation [10], [44]. Even 
though adopting bridgeless PFC circuits leads to higher efficiency, they inherently 
introduces a considerable amount of conducted common mode (CM) noise compared to a 
conventional diode bridge PFC due to the presence of high frequency switch node voltage 
between line ground and output ground [45]. Electromagnetic interference (EMI) 
compliance is a critical requirement for any grid connected converter [46]–[48]. In this 
regard, various active and passive methods have been proposed to reduce the CM noise 
generated by bridgeless circuit[47]–[49]. In order to meet the key design constraints listed 
above, the two most suitable topologies among the alternatives presented in [10], [44] have 
been selected for evaluation. A quantitative loss analysis along with a qualitative volume 
analysis is carried out to select the appropriate topology for implementation on laboratory 











































Fig. 3.2 Bridgeless boost-derived topologies (a) Totem pole or H-bridge (b) Interleaved totem pole 
3.1.1 Basic operation principle and design details 
The primary objective of any PFC rectifier is to shape the input current to follow input 
voltage with same phase and frequency. A bridge network of MOSFETs helps in shaping 
the grid current to follow a pure sinusoidal reference by driving each switching leg with 
complementary pulses separated by a dead band. The input inductor helps in boosting the 
voltage and filtering the input current’s harmonic content. Depending on the switching 
scheme as well the topology the operation of the boost-derived topologies presented in Fig. 
3.2 are evaluated below. 
3.1.1.1 H-bridge 
The overall structure of a single phase H-bridge PFC is presented in Fig. 3.2 (a). The key 
operating waveforms under this switching are presented in Fig. 3.3. In case of H-bridge 
operation, there are two switching operation per switching cycle charging and discharging 


















Fig. 3.3 Key operating waveforms under H-bridge switching scheme 
The input voltage to the circuit is varying in a sinusoidal fashion but since the switching is 
happening at very high frequencies with respect to the input voltage we can essentially 
consider the input to be a constant voltage for every cycle. In order to shape the input 
current, the duty ratio which indicates the ratio of turn-on period to the switching period of 
a particular switch is varied in sinusoidal fashion. During positive half cycle operation of 
input AC voltage Fig. 3.4 shows the power flow path for the two switching intervals. It is 
evident from Fig. 3.4 that the neutral point of input supply is oscillating between 0 and 𝑉𝑉𝑑𝑑𝑑𝑑 











































The structure presented in Fig. 3.2(a) can be modulated in an alternate fashion to shape the 
input current with only one switching operation per cycle which is referred to as totem-
pole switching scheme. The key switching waveforms under this mode of operation for 

















Fig. 3.5 Key operating waveforms for positive half-cycle under totem pole switching scheme 
During entire positive half cycle only 𝑆𝑆4 remains ON while 𝑆𝑆3 remains OFF as can be 
inferred from Fig. 3.5. Switching transition in this leg happens only during input voltage 
polarity change which occurs at a rate of twice the line frequency and hence leads to 
negligible switching loss. The power flow path under totem pole operation is presented in 
Fig. 3.6. It can be concluded based on the operating principle that there is essentially no 
switching node voltage generated at the neutral point unlike H-bridge operation, which can 







































Fig. 3.6 Power flow during AC positive half-cycle under totem pole operation (a) Discharging cycle (b) Charging cycle 
3.1.1.3 Interleaved Totem-Pole 
In order to potentially further enhance the efficiency of PFC circuit an interleaved version 
of totem pole structure as shown in Fig. 3.2(b) can be used. The interleaved structure splits 
the total input current into two parts shared by two half bridges formed by switches 𝑆𝑆1 −
𝑆𝑆4 along with single slow switching bridge formed by 𝑆𝑆5,𝑆𝑆6 carrying the return current. 














































Fig. 3.7 Power flow path for AC positive half-cycle (a) 𝐿𝐿1 discharging 𝐿𝐿2 charging (b) 𝐿𝐿1 charging 𝐿𝐿2 discharging 
The sharing of current can be phase shifted at 180o with each other facilitating ripple 
cancellation along with reduced input inductor value per phase. Since two half bridges are 
sharing the current, two switching operations per cycle are required for power flow 
carrying half the current through each switch which reduces the conduction loss in the 
switches. The key switching waveforms of the converter for positive half cycle operation 


























Fig. 3.8 Key operating waveforms for positive half-cycle operation with interleaved totem pole-structure 
3.1.2 Discussions  
The key characteristics of the proposed solutions are summarized in Table 3.2. The H-
bridge topology leads to higher number of switching per cycle compared to totem pole 
structure but similar to interleaved totem pole. Interleaved totem-pole structure requires 
two switching per cycle but the current flowing through the switches are halved compared 
to H-bridge leading to reduced overall losses. Similarly, compared to other structure 
interleaved totem-pole requires 2 boost inductors but with reduced values due to ripple 
cancellation and can lead to potentially lower volume requirements. In order to select the 
topology for implementation a critical loss evaluation of all proposed topologies is carried 












# of Boost 
inductors 
H-bridge 2 High 1 
Totem-pole 1 Lower 1 
Interleaved Totem-
pole 
2 Lower 2 
3.2 Loss Comparison 
The proposed integrated wireless charging solution involves multiple stages of power 
conversion and hence maximizing efficiency over each stage is a critical requirement in 
order to meet overall charger efficiency. The target efficiency for PFC stage as proposed 
in Table 3.1 is 97.5% at full load of 3.3 kW.  
𝜂𝜂𝑚𝑚𝑚𝑚𝑚𝑚  @ full load = 97.5 % 
Total loss budget = (1-0.975)*3300 =82.5 W 
Nominal input voltage = 240 Vrms 
Minimum power factor @ full load = 0.99 





= 15.096 𝐴𝐴 ≈ 15.1 𝐴𝐴  (3.1) 
3.2.1 Capacitor Selection 
The output capacitor is sized so as to maintain output voltage within a specified ripple 
value Since all the proposed topologies leads to double frequency ripple at output the 




Max ripple (rcap) = 5 % 
Ripple requirement  






= 0.55𝑚𝑚𝐺𝐺  (3.2) 
  𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝𝑝𝑝𝑟𝑟𝑟𝑟 =
𝐶𝐶.rcap.𝑉𝑉𝑑𝑑𝑐𝑐.𝜔𝜔𝑟𝑟𝑖𝑖𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟
√2
= 5.86𝐴𝐴     (3.3) 
A capacitor from nichicon LLG2W681MELC45 with 680μF, 450V rating is selected as 
the output capacitor. From, manufacturer datasheet [50] we can infer that at 120Hz ripple 
the maximum ripple current that can be supplied by this capacitor is 2.82 Arms. From (3.3) 
we know that we have to supply 5.86A to sustain a ripple value of 5%. A combination of 
3 capacitors in parallel is selected to sustain the ripple current equation.  
  𝑟𝑟𝑑𝑑𝑚𝑚𝑝𝑝𝑖𝑖 =
𝑃𝑃𝑜𝑜
2.𝜋𝜋.𝑝𝑝𝑟𝑟𝑖𝑖𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝐶𝐶𝑜𝑜.𝑉𝑉𝑑𝑑𝑐𝑐
2 ∗ 100% =
3300
2∗𝜋𝜋∗120∗2.04∗10−3∗4002
∗ 100% = 1.3% (3.4) 
    𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝𝑝𝑝𝑟𝑟𝑟𝑟𝑖𝑖 =
𝐶𝐶.rcapn .𝑉𝑉𝑑𝑑𝑐𝑐.𝜔𝜔𝑟𝑟𝑖𝑖𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟
√2
= 5.66𝐴𝐴    (3.5) 
     𝑡𝑡𝜑𝜑𝐺𝐺 𝛿𝛿 = 𝜔𝜔𝐶𝐶𝑅𝑅𝑟𝑟𝑖𝑖𝑖𝑖     (3.6) 





= 390𝑚𝑚Ω  (3.7) 
     𝑅𝑅𝑟𝑟𝑝𝑝𝑝𝑝 =
𝑅𝑅𝑟𝑟𝑟𝑟𝑟𝑟
3
= 130 𝑚𝑚Ω   (3.8) 
   𝑃𝑃𝐿𝐿𝑑𝑑𝑚𝑚𝑝𝑝 = 𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝𝑝𝑝𝑟𝑟𝑟𝑟𝑖𝑖2 ∗ 𝑅𝑅𝑟𝑟𝑝𝑝𝑝𝑝 = 5.662 ∗ 130 𝑚𝑚 = 4.16 𝑊𝑊 (3.9) 
3.2.2 Design of input inductor  
The value of input inductor is selected to maintain the maximum ripple to be less that 
specified value. Maximum ripple for each structure is derived based on volt-second balance 
condition [51] and is used to design the initial input inductor value based on the maximum 




interleaved totem pole structure is more relaxed compared to other structure due to inherent 
ripple cancellation. The initial core selection is based on Energy vs part number curve 
provided in manufacturer website. A flowchart for design of input inductor is presented in 
Fig. 3.9. The key design equations [51] required to complete the design process are given 
below. 
     𝑁𝑁 = � 𝐿𝐿𝐴𝐴𝐿𝐿     (3.10) 
             𝑁𝑁𝑖𝑖𝑟𝑟𝑛𝑛 =
𝑁𝑁
𝐴𝐴𝐿𝐿𝑝𝑝𝑚𝑚𝑑𝑑𝑡𝑡𝑜𝑜𝑖𝑖
    (3.11) 
     𝐿𝐿𝑖𝑖𝑟𝑟𝑛𝑛 = 𝑁𝑁𝑖𝑖𝑟𝑟𝑛𝑛2 ∗ 𝐴𝐴𝐿𝐿𝑖𝑖𝑟𝑟𝑛𝑛    (3.12) 
     𝐵𝐵 = 𝐿𝐿Δ𝐼𝐼
𝑁𝑁𝐴𝐴𝑟𝑟
     (3.13) 
     𝑃𝑃𝑑𝑑𝑜𝑜𝑖𝑖𝑟𝑟 = 𝑘𝑘𝑓𝑓𝑚𝑚𝐵𝐵𝑝𝑝𝑝𝑝𝑏𝑏 𝑉𝑉𝑑𝑑𝑜𝑜𝑖𝑖𝑟𝑟    (3.14) 
where 𝑁𝑁,𝑁𝑁𝑖𝑖𝑟𝑟𝑛𝑛 stands for # of turns, 𝐴𝐴𝐿𝐿 stands for ratio of inductance to square of 
turns, 𝐴𝐴𝐿𝐿𝑝𝑝𝑚𝑚𝑑𝑑𝑡𝑡𝑜𝑜𝑖𝑖 stands for reduction % of 𝐴𝐴𝐿𝐿 value due to DC bias, 𝐵𝐵 represents the flux 
density, 𝐴𝐴𝑟𝑟 is the area of selected core. Table 3.3 presents the ripple equation used to select 
the input inductor value. The coefficients 𝑘𝑘, 𝑏𝑏,𝜑𝜑 are loss constants provided by 
manufacturer of material to determine the core loss 𝑃𝑃𝑑𝑑𝑜𝑜𝑖𝑖𝑟𝑟 which is directly proportional to 
frequency of operation (𝑓𝑓), peak flux swing 𝐵𝐵𝑝𝑝𝑝𝑝 and core volume 𝑉𝑉𝑑𝑑𝑜𝑜𝑖𝑖𝑟𝑟 [51]After design 
of inductor the total winding length as well as the rms current through the winding has to 
be calculated to compute the winding loss per inductor. The winding resistance for a given 
wire depends on the gauge of wire as well as the length of wire as presented in 3.15. 
     𝑅𝑅𝑟𝑟𝑖𝑖𝑡𝑡𝑙𝑙 =
𝜌𝜌𝑟𝑟
𝐴𝐴




Table 3.3 Inductor design constraints 














 50 3.75 381 
The effective rms value of current flowing through inductor can be represented as a sum 
of rms input current plus a ripple of max magnitude which leads to 𝑍𝑍𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤 as defined 
below [3-14] 




�   (3.16) 
The winding loss generated in inductor can be quantified as below 
    𝑃𝑃𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤 = 𝑍𝑍𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤2 𝑅𝑅𝑟𝑟𝑖𝑖𝑡𝑡𝑙𝑙    (3.17) 
Table 3.4 presents the final inductor design and the loss elements calculated using 





Table 3.4 Final designed inductor with loss analysis 
Topology H-bridge Totem-pole Interleaved totem-pole 
Core part no: 3 x C058195A2 1 x 0058620A2 1 x C058195A2 
Core Type High-Flux powder High-Flux powder High-Flux powder 
𝐿𝐿𝑝𝑝𝑖𝑖𝑖𝑖𝑚𝑚𝑟𝑟(𝜇𝜇𝐻𝐻) 1010 556.88 395.46 
# of inductors 1 1 2 
𝑁𝑁𝑖𝑖𝑟𝑟𝑛𝑛 36 45 39 
𝐵𝐵(𝑚𝑚𝑚𝑚) 61.25 51.56 83.02 
Wire Gauge 12 AWG 12 AWG 15 AWG 
𝑅𝑅𝑟𝑟𝑖𝑖𝑡𝑡𝑙𝑙(𝑚𝑚Ω) 45 27 45 
𝑍𝑍𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤 (𝐴𝐴) 15.13 15.13 7.63 
𝑃𝑃𝑑𝑑𝑜𝑜𝑖𝑖𝑟𝑟 17.16 10.36 2 x 14.3 
𝑃𝑃𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤 10.53 6.18 5.24 






Select initial core based 
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3.2.3 Switching Loss evaluation 
The totem pole structure working under continuous conduction mode (CCM) was a not 
popular choice for PFC due to inherent reverse recovery losses caused by silicon switches 
[10]. The advancements in field of semiconductors leading to development of WBG SiC 
switches with fast switching capability and minimum reverse recovery losses have helped 
in developing highly efficient totem pole PFC. Hence, to design the laboratory prototype 
SiC MOSFETs are used to design the PFC bridge. 
Conduction Loss –Depending on no of switches in conduction the general expression for 
conduction loss can be evaluated as below 
   𝑃𝑃𝑑𝑑𝑜𝑜𝑖𝑖𝑑𝑑 = 𝑁𝑁𝑑𝑑 ∗ 𝑍𝑍𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤2 ∗ 𝑅𝑅𝑑𝑑𝑖𝑖𝑜𝑜𝑖𝑖     (3.18) 
Where, 𝑁𝑁𝑑𝑑 is the total number of switches in conduction  
In case of totem-pole structure, there are 3 switches conducting per cycle where 2 of them 
carry half the input current value and the third carry full input current which is used to 
calculate the total conduction loss 
Switching Loss – During turn ON or turn OFF instant some of switches are hard 
switched whereas the others are always soft switched hence the total switching loss is 
given by  
   𝑃𝑃𝑖𝑖𝑛𝑛 = 𝑁𝑁𝑖𝑖 ∗
𝑉𝑉𝑑𝑑𝑐𝑐.𝐼𝐼𝑟𝑟𝑠𝑠𝑟𝑟𝑟𝑟𝑟𝑟.𝑝𝑝𝑟𝑟.(𝑡𝑡𝑟𝑟+𝑡𝑡𝑓𝑓) 
2
     (3.19) 
   𝐼𝐼𝑖𝑖𝑛𝑛𝑖𝑖𝑚𝑚𝑖𝑖 = 𝐼𝐼𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤𝑝𝑝𝑝𝑝�
4𝑉𝑉𝑟𝑟𝑝𝑝
3∗𝜋𝜋∗𝑉𝑉𝑑𝑑𝑐𝑐
     (3.20) 
Where, 𝑁𝑁𝑖𝑖 represents the number of hard switching per cycle, 𝑉𝑉𝑝𝑝𝑝𝑝 represents the peak 




The switching loss for all the topologies are calculated using the loss equations presented 
above and tabulated in Table 3.5. It is evident that the switching loss for interleaved totem-
pole structure is the lowest as two switches carry half the input current reducing overall 
conduction as well as switching losses. 
Table 3.5 Switching loss estimation 
 Topologies under evaluation 
Parameters H-bridge Totem-pole 
Interleaved totem-
pole 
𝑁𝑁𝑑𝑑 2 2 3 
𝑁𝑁𝑖𝑖 2 1 2 
𝑍𝑍𝑛𝑛𝑖𝑖𝑖𝑖𝑑𝑑𝑖𝑖𝑖𝑖𝑤𝑤 (𝐴𝐴) 15.1 15.1 7.63 
𝑍𝑍𝑖𝑖𝑛𝑛𝑖𝑖𝑚𝑚𝑖𝑖 12.82 12.82 6.48 
MOSFET C2M0080120D 
𝑅𝑅𝑑𝑑𝑖𝑖𝑜𝑜𝑖𝑖 (mΩ) 80 
𝑡𝑡𝑖𝑖 (ns) 20 
𝑡𝑡𝑝𝑝 (ns) 19 
𝑃𝑃𝑑𝑑𝑜𝑜𝑖𝑖𝑑𝑑 36.48 36.48 27.58 
𝑃𝑃𝑖𝑖𝑛𝑛 14 7 7 
Total Loss 50.48 43.48 34.58 
3.3 Selected Topology 
A comprehensive loss evaluation of various active PFC topologies presented in Fig. 3.2 is 




is evident from the total loss values that all the selected topologies could meet the potential 
target of 97.5% efficiency. Since efficiency maximization is a key requirement for the 
charger totem-pole structure is the ideal candidate for lab-implementation. 







Core loss 17.16 10.36 28.6 
Winding loss 10.53 6.18 5.24 
Switches 
Conduction loss 36.48 36.48 27.58 
Switching loss 14 7 7 
Capacitor ESR loss 4.16 4.16 4.16 
Total Loss 82.33 64.18 72.54 
3.4 Modeling and control 
The key requirement of a PFC circuit is to shape the input current to follow input voltage 
with minimum harmonic injection to grid. A dual loop control structure is required to shape 
the input current while meeting the power requirements. In order to include the effects of 
non-ideal components used in the system a detailed small signal model is developed 
considering the effects of inductor winding resistance as well as dc link capacitor effective 
series resistance (ESR). The totem pole PFC circuit cycles through 4 modes of operation 
during a line cycle. Since the operation is symmetric in nature only positive half cycle 
operation is evaluated for modeling of the system. The equivalent circuits for positive half 




positive half cycle is presented in Table XX. For negative half cycle operation, S3 remains 












































Fig. 3.10 Totem pole PFC equivalent circuit of operation positive half-cycle (a) D period (b) (1-D) period 
Table 3.7 Mathematical Expressions for half cycle operation 




+ 𝑍𝑍𝑖𝑖𝑖𝑖𝑟𝑟𝐿𝐿 𝑉𝑉𝑖𝑖𝑖𝑖 = 𝐿𝐿
𝜑𝜑𝑍𝑍𝑖𝑖𝑖𝑖
𝜑𝜑𝑡𝑡












𝑣𝑣𝑑𝑑𝑑𝑑 = 𝑣𝑣𝑑𝑑 + 𝑍𝑍𝑑𝑑𝑟𝑟𝑑𝑑 𝑣𝑣𝑑𝑑𝑑𝑑 = 𝑣𝑣𝑑𝑑 + 𝑍𝑍𝑑𝑑𝑟𝑟𝑑𝑑 
3.4.1 Averaged large-signal model of totem pole PFC circuit 
The averaged large-signal model of the circuit reproduces the average behavior of the 
power converter. Since, the converter cross-over frequency (fc) is much lower than the 
switching frequency (fc « fs), the error between an averaged model and real behavior of the 
totem pole PFC is insignificant for control purposes. The averaged large-signal model 




(Ts). An adequately low switching period is selected in comparison to system period to 
meet the requirements of averaged model [52].  
The averaged large-signal model neglects the effects of high-frequency switching 
introduced by S1 and S2 which results in a continuous time model without any high 
frequency dynamics. The system can be modeled with the help of state equations for each 
switching interval as presented below. The state space model for the PFC for D period 
when S2 and S4 is ON is given by equations 3.21-3.22.  



























𝑣𝑣𝑖𝑖𝑖𝑖   (3.21) 








     (3.22) 
where, A1, B1 and C1 denote co-efficient matrices during D period of operation. 
Similarly, for (1-D) period of operation we have 

















































     (3.24) 
where, A2, B2 and C2 denote co-efficient matrices during (1-D) period of operation. 
The averaged large-signal model requires that the state variables are time-continuous 
variables, implying 𝑍𝑍𝑖𝑖𝑖𝑖and 𝑣𝑣𝑑𝑑 cannot change abruptly in the operating region between 𝑡𝑡𝑜𝑜𝑖𝑖 




   ?̇?𝑥 = (𝐴𝐴1𝑥𝑥 + 𝐵𝐵1𝑣𝑣𝑍𝑍𝐺𝐺)𝐷𝐷 + (𝐴𝐴2𝑥𝑥 + 𝐵𝐵2𝑣𝑣𝑖𝑖𝑖𝑖)𝐷𝐷′   (3.25) 
   𝑣𝑣𝑑𝑑𝑑𝑑 = (𝐶𝐶1𝑥𝑥)𝐷𝐷 + (𝐶𝐶2𝑥𝑥)𝐷𝐷′     (3.26) 
   ?̇?𝑥 = (𝐴𝐴1𝐷𝐷 + 𝐴𝐴2𝐷𝐷′)���������
𝐴𝐴
𝑥𝑥 + (𝐵𝐵1𝐷𝐷 + 𝐵𝐵2𝐷𝐷′)���������
𝐵𝐵
𝑣𝑣𝑖𝑖𝑖𝑖   (3.27) 
   𝑣𝑣𝑑𝑑𝑑𝑑 = (𝐶𝐶1𝐷𝐷 + 𝐶𝐶2𝐷𝐷′)���������
𝐶𝐶
𝑥𝑥     (3.28) 
Where A,B and C are the coefficient matrices of the averaged large-signal model of the 
totem pole PFC boost converter, D is a duty cycle, D' = 1 - D, ton = D. Ts, and toff = (1 - 









































𝑣𝑣𝑖𝑖𝑖𝑖  (3.29) 










     (3.30) 
3.4.2 Averaged Small Signal model for totem pole PFC 
The totem pole PFC converter can be perturbed by small variations in 𝑣𝑣𝑖𝑖𝑖𝑖, resulting in 
small variations in 𝑍𝑍𝑖𝑖𝑖𝑖 and 𝑣𝑣𝑑𝑑 with respect to their steady state values. The control system 
needs to modify D to control the state variables. The small signal variation around 
equilibrium point can be expressed as below 
  𝐷𝐷 = 𝐷𝐷� + ?̃?𝜑 ; 𝑣𝑣𝑖𝑖𝑖𝑖 = 𝑉𝑉𝚤𝚤𝑖𝑖� + 𝑣𝑣𝚤𝚤𝑖𝑖�  ; 𝑥𝑥 = 𝑋𝑋� + 𝑥𝑥 � ; 𝑣𝑣𝑑𝑑𝑑𝑑 = 𝑉𝑉𝑑𝑑𝑑𝑑� + 𝑣𝑣𝑑𝑑𝑑𝑑�   (3.31) 
where,𝐷𝐷� ,𝑉𝑉𝚤𝚤𝑖𝑖� ,𝑋𝑋� and 𝑉𝑉𝑑𝑑𝑑𝑑�  represents the values at equilibrium point, while ?̃?𝜑, 𝑣𝑣𝚤𝚤𝑖𝑖�  , 𝑥𝑥� and 𝑣𝑣𝑑𝑑𝑑𝑑�  




The average model presented in equations 3.27-3.28 can be rewritten by substituting 
𝐷𝐷, 𝑣𝑣𝑖𝑖𝑖𝑖, 𝑥𝑥 and  𝑣𝑣𝑑𝑑𝑑𝑑  from equation 3.31 
𝜑𝜑
𝜑𝜑𝑡𝑡
�𝑋𝑋� + 𝑥𝑥�� = �𝐴𝐴1�𝐷𝐷� + ?̃?𝜑� + 𝐴𝐴2�1 −𝐷𝐷� − ?̃?𝜑���𝑋𝑋� + 𝑥𝑥�� 
    +�𝐵𝐵1�𝐷𝐷� + ?̃?𝜑� + 𝐵𝐵2�1 − 𝐷𝐷� − ?̃?𝜑���𝑉𝑉𝚤𝚤𝑖𝑖� + 𝑣𝑣𝚤𝚤𝑖𝑖��  (3.32) 
   𝑉𝑉𝑑𝑑𝑑𝑑� + 𝑣𝑣𝑑𝑑𝑑𝑑� = �𝐶𝐶1�𝐷𝐷� + ?̃?𝜑� + 𝐶𝐶2�1 − 𝐷𝐷� − ?̃?𝜑���𝑋𝑋� + 𝑥𝑥�� (3.33) 
where, 𝑑𝑑
𝑑𝑑𝑡𝑡
�𝑋𝑋�� = 0 
Equations (3.32) and 3.33 are nonlinear in nature due to product of time-dependent 
variables. The non-linear model can be linearized around the equilibrium point under the 
following assumptions:  𝑉𝑉𝚤𝚤𝑖𝑖� ≫ 𝑣𝑣𝚤𝚤𝑖𝑖� ,𝑋𝑋� ≫ 𝑥𝑥�,𝐷𝐷� ≫ ?̃?𝜑,𝑉𝑉𝑑𝑑𝑑𝑑� ≫ 𝑣𝑣𝑑𝑑𝑑𝑑� , implying that the small 
signal perturbations are insignificant compared to signal magnitude. Consequently the 
magnitude of ?̃?𝜑𝑥𝑥�, ?̃?𝜑𝑣𝑣𝚤𝚤𝑖𝑖�  are negligible in comparison to magnitudes of 𝑉𝑉𝚤𝚤𝑖𝑖� ,𝑋𝑋� and 𝐷𝐷� and can 
be ignored. The nonlinear model developed under these assumptions can be expressed as 
below 
 𝑥𝑥�̇ = 𝐴𝐴𝑋𝑋� + 𝐵𝐵𝑉𝑉𝚤𝚤𝑖𝑖� + 𝐴𝐴𝑥𝑥� + 𝐵𝐵𝑣𝑣𝚤𝚤𝑖𝑖� + �(𝐴𝐴1 − 𝐴𝐴2)𝑋𝑋� + (𝐵𝐵1 − 𝐵𝐵2)𝑋𝑋��?̃?𝜑  (3.34) 
   𝑉𝑉𝑑𝑑𝑑𝑑� + 𝑣𝑣𝑑𝑑𝑑𝑑� = 𝐶𝐶𝑋𝑋� + 𝐶𝐶𝑥𝑥� + �(𝐶𝐶1 − 𝐶𝐶2)𝑋𝑋��?̃?𝜑   (3.35) 
3.4.3 Steady state model 
The steady state model can be obtained by setting all the time derivate expression to 0 in 
equations 3.34-3.35. The characteristic matrix A has to be invertible to obtain the 
appropriate steady state matrix values 
    𝑑𝑑
𝑑𝑑𝑡𝑡




    𝑋𝑋� = −𝐴𝐴−1𝐵𝐵𝑉𝑉𝚤𝚤𝑖𝑖�      (3.37) 
    𝑉𝑉𝑑𝑑𝑑𝑑� = 𝐶𝐶𝑋𝑋�      (3.38) 
    𝑉𝑉𝑑𝑑𝑑𝑑� = −𝐶𝐶𝐴𝐴−1𝐵𝐵𝑉𝑉𝚤𝚤𝑖𝑖�      (3.39) 





















    (3.40) 






      (3.41) 
3.4.4 Linearized small signal and s-domain models  
Linear control laws can be developed based on the linearization of the model around the 
steady state point. The linearized state-space small-signal model of the totem pole PFC 
can be calculated by substituting, (3.40) and (3.41) in (3.34) and (3.35) respectively. The 
linearized model around the steady state point can be expressed as below: 
  𝑑𝑑
𝑑𝑑𝑡𝑡
𝑥𝑥� ≜ 𝐴𝐴𝑥𝑥� + 𝐵𝐵𝑣𝑣𝚤𝚤𝑖𝑖� + �(𝐴𝐴1 − 𝐴𝐴2)𝑋𝑋� + (𝐵𝐵1 − 𝐵𝐵2)𝑋𝑋��������������������
𝐾𝐾
?̃?𝜑   (3.42) 











































































?̃?𝜑   (3.45) 
The transfer function for totem pole PFC converter can be derived from linearized state 
space model presented in equations (3.44) – (3.45). The relationships between state and 
control variables are calculated under the following assumptions 
   𝑚𝑚�(𝑖𝑖)
𝑣𝑣𝚤𝚤𝑖𝑖� (𝑖𝑖)
= (𝑟𝑟𝐼𝐼 − 𝐴𝐴)−1𝐵𝐵 ,  with ?̃?𝜑 = 0     (3.46) 
   𝑚𝑚�(𝑖𝑖)
𝑑𝑑�(𝑖𝑖)
= (𝑟𝑟𝐼𝐼 − 𝐴𝐴)−1𝐾𝐾 ,  with 𝑉𝑉𝚤𝚤𝑖𝑖� = 0     (3.47) 
   𝑣𝑣𝑑𝑑𝑐𝑐� (𝑖𝑖)
𝑑𝑑�(𝑖𝑖)
= 𝐶𝐶(𝑟𝑟𝐼𝐼 − 𝐴𝐴)−1𝐾𝐾 + 𝑃𝑃 ,  with 𝑣𝑣𝚤𝚤𝑖𝑖� = 0    (3.48) 
The relevant transfer functions required to design the controllers are computed by 
replacing the characteristic matrices A, B, C, K and P in expressions (3.46) – (3.48). 
3.4.5 Design of Control System 
The totem pole PFC converter requires a two-loop cascade control structure composed of 
Proportional-Integral (PI) linear controllers as shown in Fig. 3.11. The two feedback loops 
includes an inner current control loop and an outer voltage control loop; two-loop cascade 
control is proposed to shape the input current while controlling the output power to desired 
value. Simulation and design of the control loops were performed using Matlab. The fast 
dynamics of inner current control-loop helps in tracking the input voltage waveform (𝑉𝑉𝑖𝑖𝑖𝑖) 
, allowing unity PF to be reached. 𝑍𝑍𝑖𝑖𝑖𝑖 exhibits fast dynamics and its control system must 
ensure high bandwidth and fast time response while rejecting the switching noise at 𝑓𝑓𝑖𝑖. The 
bandwidth of the current controller (BWi) must be small in comparison with fs which is 




0.1fs. Outer and slow voltage control-loop is designed to regulate the voltage while meeting 
the power requirements. The bandwidth of the voltage controller (BWv) must be small in 
comparison with BWi to ensure that any perturbation on current is settled before the action 
of voltage controller. In addition, the voltage control loop must reject the double frequency 
ripple introduced in output voltage due to power pulsations, i.e. BWv ≤ 120Hz. The 
designed cascaded control system must be able to reject perturbations caused by small 
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Fig. 3.11 Totem pole PFC dual loop control structure 
In the proposed control scheme presented in Fig. 3.11, the output voltage signal 𝑉𝑉𝑑𝑑𝑑𝑑 is 
sensed with the help of a hall-effect sensor which is filtered to remove the high frequency 
content and sensed using an ADC channel of the microcontroller. The sensed signal is 
compensated and compared with the reference voltage (𝑉𝑉𝑑𝑑𝑑𝑑𝑖𝑖𝑟𝑟𝑝𝑝) to generate the voltage 
error (𝜀𝜀𝑣𝑣) signal, which is processed using a PI controller (𝐻𝐻𝑣𝑣) to generate a power 
reference (𝑉𝑉𝑑𝑑𝑜𝑜𝑚𝑚𝑝𝑝). The power reference multiplied with sensed input voltage waveform 
generates the current reference (𝑍𝑍𝑖𝑖𝑟𝑟𝑝𝑝). The current error (𝜑𝜑𝑟𝑟𝑟𝑟𝑖𝑖) signal is generated by 




controller generating the control signal (𝑍𝑍𝑑𝑑𝑜𝑜𝑚𝑚𝑝𝑝). The control signal is compared with a high 
frequency triangular waveform generating the modulation signal (?̃?𝜑) which is used to 
generate gate pulses for all the MOSFETs. 
The equivalent small signal model of the proposed control scheme is presented in Fig. 3.12, 
when a small signal perturbation is applied in the current loop the gain of voltage loop 
reduces to 1. This is based on the primary assumption that the voltage control loop is very 























Fig. 3.12 Small signal control block diagram for totem pole converter 
The effective plant model for inner loop to be compensated can be summarized as below 








     (3.49) 
The operating point for a totem pole PFC is varying over the line cycle which leads to 
different plant model linearized at various operating condition. The bode plot for the 
uncompensated system at various points of input line cycle is presented below. Near zero 
crossing of input voltage the plant model reduces to a first order system with very low gain, 




cycle is minimum at the peak point and hence the compensator is designed at this point to 
satisfy the gain requirements with high phase margin. 
 
Fig. 3.13 Bode plot: Uncompensated plant model for current loop 
The designed compensator should be fast enough to follow the reference current while 
attenuating the second harmonic component of grid frequency introduced by output voltage 
ripples. Hence the gain to low frequency components should be as small as possible. The 
steady state error of the loop depends on the dc gain of the system and it is recommended 
to have a high dc gain so that the error is minimized. The compensator is designed to meet 
these constraints. The designed compensator is as given below: 
   𝐻𝐻𝑖𝑖(𝑟𝑟) = �𝑘𝑘𝑝𝑝 +
𝑝𝑝𝑖𝑖
𝑖𝑖
� = �0.2 ∗ 125 + 1500∗125
𝑖𝑖
�  (3.50) 
A family of bode plots for the compensated system varying under line cycle is presented 
in Fig. 3.14. Since, the primary target is to track the input current at 60Hz the open loop 
transfer function gain should be very high at the operating point. Additionally, as presented 




current distortion from high frequency components. The designed current controller has a 
phase margin of 62.10 while the gain margin is infinite with a bandwidth of 2.24 kHz.  
 
Fig. 3.14 Bode plot: Compensated plant model for current loop 
The current controller is designed based on the assumption that the output voltage loop is 
slow and hence will not affect the dynamics of the current loop. Under this assumption, to 
design the voltage controller loop the current controller gain can be considered as 1 since 
the loop is fast and any change in reference is tracked immediately. The simplified plant 
model to be compensated is as presented below 












2   (3.51) 
The uncompensated plant transfer function is computed by substituting equation (3.48) in 
(3.51) and the corresponding family of bode plot is presented in Fig. 3.15. The 
uncompensated system provides high gain to low frequency as well as switching frequency 
components. In order to shape the PFC current while maintaining the voltage the loop has 





Fig. 3.15 Bode plot: Uncompensated voltage transfer function 
 
Fig. 3.16 Bode plot: Compensated open loop transfer function 
The designed compensator should attenuate low frequency components while operating 
with high dc gain to achieve low steady state error. The designed compensator is presented 
below 
   𝐻𝐻𝑣𝑣(𝑟𝑟) = �𝑘𝑘𝑝𝑝𝑣𝑣 +
𝑝𝑝𝑖𝑖𝑣𝑣
𝑖𝑖
� = �0.00003 + 0.01
𝑖𝑖




A family of bode plots corresponding to the compensated system is presented in Fig. 3.16. 
The controller is designed to be very slow with approximately 1Hz bandwidth to attenuate 
the double frequency ripple introduce by rectification as well as the high frequency 
switching components. 
3.5 Simulation Results 
A simulation study is carried out using MATLAB Simulink to understand the behavior of 
single phase PFC under varying operating conditions. The parameters of the simulated 
system are presented in Table 3.1. The totem-pole switching logic is evaluated using 
MATLAB simulations and the key results at full load conditions are presented in Fig. 3.17. 
The voltage and current controller designed in previous section is used to simulate the 
closed loop operation of the converter. As can be inferred from the results the input voltage 
and current are perfectly in phase producing an output ripple <2.5%.  
 
Fig. 3.17 Key Operating waveforms for Totem-pole scheme at 3.3kW (a) Input voltage (Vin) (b) Input current (iin) (c) 




3.6 Experimental Verification 
As a proof of concept verification of the totem pole PFC circuit, a 3.3kW laboratory 
prototype is built according to the specifications presented in Table 3.1.The key componets 





Fig. 3.18 Laboratory implemented prototype of 3.3kW PFC 
The key operating waveforms of the implemented prototype are presented in Fig. 3.19.As 
can be inferred from the figure the input voltage and current is perfectly in phase with 
minimum low frequency harmonics. The captured experimental results at 3.3kW exhibits 
a conversion efficiency of 97.39% with a THD of 2.08%, which meets the input grid 
requirements (<5% THD) for the converter. The output dc voltage ripple is less than 1% 








Fig. 3.19 Key operating waveforms for totem pole PFC @ Vin=240Vrms, Vdc=400V, Pout= 3.3 kW output power 
The input current harmonic injection is an important measure of power quality of any grid 
connected interface. The injected harmonics of developed prototype is computed using 
Fourier analysis till 30th harmonic and presented in Fig. 3.20. The harmonics content is 
quantified with the ratio of peak current value at a specific harmonic frequency (Ih) to the 
peak value of fundamental (I1) frequency. The magnitude of low frequency harmonics 
injected to the grid is very low as can be concluded from Fig. 3.20. 
 




Additionally, to evaluate the performance of designed system the efficiency characteristics 
are captured with the help of power analyzer Tektronix PA3000. The power measurements 
presented in Fig. 3.21(a) is captured under full load conditions.  
  
Fig. 3.21 (a) Tektronix power measurements (b) Estimated vs Measured efficiency plot over the power range 
Fig. 3.21(b) presents the comparison of measured efficiency with the estimated efficiency 
for low power to full load conditions while maintain constant output voltage. The overall 
losses of the circuit are estimated using relations presented in section 3.2 over varying 
power level while working under nominal operating voltage of 240Vrms. The circuit 
generates a peak efficiency of 98.2% @ 1.5kW and drops due to increased conduction 
losses at higher power which is proportional to square of current. The measured and 
estimated efficiencies exhibit a maximum difference of ~1% under full load conditions. 
The difference in estimated values compared to measured values can be attributed to 
various non-linearities of circuit elements such as parameter dependence on temperature, 






















(a) Load step down (b) Load step up
 
Fig. 3.22 PFC transient results (a) Load step from 1.5 kW to 1 kW (b) Load step from 1 kW to 1.5 kW 
In Section 3.4, a dual loop control structure was designed to shape the input current while 
maintaining a constant output voltage. In order to test the stability of the designed loop 
under transient conditions, a load step of 500 W is introduced with the help of an electronic 










The overshoot and undershoot in output voltage lies within allowed bandwidth of ±10%. 
The controller settles to 5% of reference voltage within 320ms while it takes 764ms to 
settle to 0.5% as presented in Fig. 3.23. 
3.7 Summary 
In this chapter, a comprehensive study has been carried out to select the suitable topology 
for AC-DC conversion stage of the proposed integrated charger. Multiple bridgeless 
topologies are evaluated and a single phase totem pole PFC structure is selected based on 
its efficiency characteristics. Detailed small signal modeling of the system is carried out 
and the voltage and current controllers are designed to shape the input current. A 3.3kW 
laboratory prototype is developed to evaluate the proposed design which is capable of 
achieving a full load efficiency of 97.39% while operating with a power factor 0f 0.9993 




Chapter 4: Design and development of DC-DC Wireless Stage 
In previous section we analyzed different bridgeless PFC structures and selected the totem-
pole PFC as potential solution for input conditioning facilitating AC-DC conversion. In 
order to complete the design of off-board stage of the proposed integrated charger the 
wireless DC-DC converter has to be appropriately realized. The typical configuration 






























Fig. 4.1 Wireless DC-DC power transfer stage of inductive charging circuit 
The primary inverter structure along with compensation network and primary coil can be 
classified as off-board elements which is connected in cascaded to the totem-pole PFC. 
The receiver pad along with compensation network and secondary rectifier are 
incorporated on-board the vehicle. The rectifier stage is integrated to on-board conductive 
stage as a part of the proposed solutions in chapter 2. 
4.1 Fundamentals of Inductive power transfer 
An inductive power transmission (IPT) system, which transfers power to load via an air-
cored transformer without any physical contact, is a convenient and flexible energy 
transmission method. IPT technique is realized with the help of near field magnetic 
coupling and magnetic resonance phenomenon [3-16].IPT systems have been under 




incandescent bulbs wireless over a distance of up to 100 feet [53]. The history and 
development of IPT techniques over the years are presented in [54]. 
 IPT uses a loosely coupled transformer that involves a large separation between the 
primary and secondary windings with no magnetic core between them. Due to the large 
winding separation, it has a relatively large leakage inductance on both sides. Furthermore, 
the magnetizing flux is significantly reduced, which results in a much lower magnetizing 
inductance and mutual inductance. The weak coupling limits the power transferability and 
coil-to-coil efficiency of the IPT system. In order to improve the efficiency, the 
compensation networks are added to both the transmitter side and receiver side [55], [56]. 
 
Fig. 4.2 Inductive power transfer technique principle of operation 
The compensation networks are usually composed of capacitors, which can be either 
external capacitors or the parasitic capacitors of the coils. The capacitance values are 
selected according to the resonant frequency. The basic operation principle of IPT is 
illustrated in Fig. 4.2, where the primary inverter converts the input dc to high frequency 
ac and excites the transmitter coil, the generated magnetic field induces voltage on receiver 




4.2 Compensation Topologies 
Compensation network structures are used on primary and secondary sides to neutralize 
the effect of high leakage inductance introduced by the wireless coils. The simplest 
structures of compensation are classified based on the location of capacitors on primary 
and secondary side networks, four basic compensation structures are SS, SP, PS and PP, 
















Fig. 4.3 Basic compensation topologies (a) Series-Series (SS) (b) Series- Parallel (SP) (c) Parallel-Parallel (PP) (d) 
Parallel-Series(PS) 
Among these four basic topologies shown in Fig. 4.3, the SS compensation (Fig. 4.3(a)) is 
popular for its simplicity. The resonant capacitors 𝐶𝐶𝑝𝑝 and 𝐶𝐶𝑖𝑖 can be selected to compensate 
either the self-inductance values or leakage inductance of the wireless coil. A load 
independent behavior is presented by the resonant network compensated to leakage 
inductance while self-inductance compensation leads to coupling independent behavior of 
the circuit. Since, the wireless coils are air cored transformer structures the coupling is 
dependent on alignment conditions. The voltage stress on the resonant capacitors of the 
series-series compensated system is high and hence requires capacitor banks to maintain 




significantly influenced by the coupling between the coils, so additional control method or 
specific design of coils is required to deal with the misalignment between the coils. 
In case of SP compensation (Fig. 4.3(b)), voltage across the resonant elements 𝐿𝐿𝑖𝑖 and 𝐶𝐶𝑖𝑖 
are lower, which reduces insulation requirements and leads to a lower electric stray field 
[57]. A disadvantage of this structure is the circulating reactive current in the receiver-side 
parallel resonant circuit that exhibits load independent behavior. The high circulating 
current in receiver coil results in additional losses affecting the transmission efficiency 
under partial load conditions. Furthermore, the resonant frequency of a parallel 
compensated IPT systems depends on the load and the magnetic coupling. This complicates 
the control and may lead to hard-switching of the full-bridge inverter under certain loading 
conditions or coil positions [58]. 
A parallel compensation of the transmitter coil is also possible [55] presented as PP and 
PS, but requires an additional inductor connected in series between the resonant circuit and 
the power converter to achieve soft-switching of the primary inverter. This topology is 
mainly useful for systems, where a constant current behavior is required in the transmitter 
coil for power transfer. Additional higher order compensation topologies are proposed 
recently which has been comprehensively evaluated by researchers in [23] and categorized 
on basis of current-source behavior and voltage-source behavior. 
For the work presented in this dissertation, a series-series compensation network is chosen 
mainly for the higher transmission efficiency during partial load conditions and for the load 




4.3 Inductive coil modeling  
Wireless power transfer coils or pads forms a major component of any IPT system. 
Optimized coil design is a key requirement to maximize the overall transfer efficiency of 
the system. Various coil structures have been developed by researchers across the world 
focusing on maximization of coupling characteristics and quality factor [6]. Typical IPT 
system coil designs are adapted from conventional magnetic core topologies such as pot, 
U and E core [6], [27], [58], [59].Planar coil structures derived from pot core are widely 
reported in design of wireless coupler for EVs. In order to improve the coupling 
characteristics over a larger air gap alternate coupling pad solutions such as DD,DDQ, 
bipolar have been proposed in literature [6], [27], [59]. These topologies exhibit more 
coupling with less pad area even under misalignment.  The planar coil structure with ferrite 
back plate is an attractive solution for high power transfer design due to several advantages 
such as (i) low profile (ii) Single sided magnetic field with reduced leakage (iii) Lower loss 
due to shielding [6], [27], [58]. The major disadvantage of planar coil structure is the 
requirement of high diameter of pad to facilitate power transfer over high air gap [27].  
Analytical equations have been developed to compute the inductances of planar coils with 
air core [60] and infinite-size ferrite plate [61]–[66]. There is no simple analytical model 
developed for planar coils placed over a finite-size ferrite plate. Numerical methods are 
more suitable to analyze the inductance values in this scenario. A typical set of planar coils 
is presented in Fig. 4.4(a). A circular spiral winding is placed over a square ferrite plate. 
Circular winding is chosen because of its easy fabrication with minimum copper area. The 






Fig. 4.4 (a) Planar coil structure with spiral windings (b) Simplified coil model with single-turn lumped model for finite 
element analysis (FEA) 
The design process of magnetic coils includes optimization of various parameters such as 
inner radius (Rinner), Outer radius (Router) of winding, no of turns (N) and wire size. Finite 
element analysis has to be carried out to optimize the different parameters. Since, the planar 
coil structure presented in Fig. 4.4(a) is computationally intensive a simplified lumped 
model is developed as shown in Fig. 4.4(b). The accuracy of the simulated inductances and 
coupling factor using simplified model are good enough to match physical design 
parameters [67]. 
In this work, a planar coil structure is chosen to implement the transmitter and receiver coil 
with ferrite back plate to maximize the coupling between the coils. The simplified model 
presented in Fig. 4.4(b) is implemented using MAXWELL to simulate the coefficients of 
reference coil. Self-inductance 𝐿𝐿 for the coils with 𝑁𝑁 turns of winding illustrated in Fig. 
4.4(a) is computed from the self-inductance value 𝐿𝐿0 of a simplified model in Fig. 4.4(b) 
as below 





The wire size needs to be carefully chosen to reduce the skin and proximity effect which 
increases the effective ac resistance of coil leading to higher loss and low quality factor. In 
this design, an appropriate value of litz wire is chosen based on ac factor selection 
technique proposed in [68]. The parameters of current coil developed in lab are 
summarized in Table 4.1. 
Table 4.1 Parameters of reference coil developed in lab 
Parameter Measured Value Simulation Results 
Inductance (μH) 
Primary self (L1) 273.8 282.86 
Secondary self (L2) 275.3 282.94 
Mutual (Lm) 62.75 75.73 
Coupling factor (k) 0.23 0.27 
Coil Parameters 
# of turns 34 
Distance between coils 100mm 
Wire dimension AWG 13 
Strand dimension AWG 44 
# of strands 1200 
Rinner 25 mm 
Router 126.5 mm 
Since the key focus of this research is to verify the proposed integrated wireless charging 
technique, an optimized design presented by researchers in [69] is used as a reference to 
develop the initial coil parameters. The proposed coil parameters requires further 




4.4 Modeling of DC/DC stage  
The generalized topology of wireless DC/DC stage is presented in Fig. 4.1. The primary 
inverter bridge generates a high frequency square wave from DC input and excites the 
resonant tank formed by the compensation network and transmitter coil. The frequency of 
operation is chosen to be near the resonant frequency of the tank which leads to cancellation 
of high leakage impedance created by the wireless coils facilitating current flow through 
the network. This high frequency current generates a varying magnetic field at the 
transmitter side which cuts the secondary coil and generates voltage. The secondary side is 
also tuned to the same primary resonant frequency and hence facilitate current flow to load 
through rectifier bridge. 
The key waveforms of the primary and secondary side of the converter employing a quasi-
square wave generation on primary side and uncontrolled diode rectification on secondary 
side operating at resonant frequency are presented in Fig. 4.5. The resonant tank of the 
wireless converter is excited with the help of a square wave (𝑣𝑣𝑚𝑚𝑏𝑏(𝑡𝑡)) generated by 
switching of primary bridge structure. The input voltage can be expressed using Fourier 
expansion as below: 











sin (2𝜋𝜋𝑘𝑘𝑓𝑓𝑖𝑖𝑡𝑡)     (4.2) 
where 𝑡𝑡 is the time parameter,  𝑘𝑘 is an integer parameter for the Fourier series expansion, 
 𝑓𝑓𝑖𝑖 is the switching frequency of the converter, 𝛼𝛼 is the phase shift angle between primary 
bridge legs, and 𝑉𝑉𝑑𝑑𝑑𝑑 is the input dc voltage to the primary bridge. 














sin (2𝜋𝜋𝑘𝑘𝑓𝑓𝑖𝑖𝑡𝑡 − 𝜑𝜑𝑝𝑝)     (4.3) 
where 𝜑𝜑𝑝𝑝 is the phase shift with respect to input voltage, n is the step down ratio of wireless 

















Fig. 4.5 Key operating waveforms of DC-DC Converter 
The generalized AC equivalent circuit of the resonant converter obtained based on the 
analysis above is illustrated in Fig. 4.6(a). The wireless coils are replaced with the 
transformer equivalent model for AC circuit analysis. The equivalent circuit can be further 
simplified to the model illustrated in Fig. 4.6(b), where the impedances 
Z1(ω), Z2(ω), Z3(ω) for different compensation topologies are presented in Table 4.2. 
Traditionally, first harmonic approximation (FHA) model is used to analyze resonant 
circuits as the resonant network attains low pass characteristic attenuating the higher order 
harmonic content present in the input square wave voltage. The generalized equivalent 






















Fig. 4.6(a) Generalized AC equivalent circuit (b) Simplified equivalent model 
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𝜒𝜒1 + 𝜒𝜒2 − 𝛾𝛾1 − 𝛾𝛾2
 � 
where , 𝜎𝜎1 = 𝜔𝜔𝐿𝐿𝑟𝑟𝑝𝑝1 + 2𝜔𝜔𝐿𝐿𝑚𝑚 −
1
𝜔𝜔𝐶𝐶1




  𝛾𝛾1 =
𝜔𝜔2𝐿𝐿𝑟𝑟𝑝𝑝1
𝜎𝜎1
    (4.6)  𝛾𝛾2 =
𝑖𝑖2𝜔𝜔2𝐿𝐿𝑟𝑟𝑝𝑝2
𝜎𝜎2
   (4.7) 
  𝜒𝜒1 =
1
𝐶𝐶1𝜎𝜎1
  (4.8)  𝜒𝜒2 =
𝑖𝑖2
𝐶𝐶2𝜎𝜎2




4.4.1 FHA Analysis 
For the period of operation of the converter near resonant frequency, the input voltage 
can be approximated with its fundamental sine wave. From (4.2) the fundamental value of 
input voltage 𝑣𝑣𝑚𝑚𝑏𝑏1(𝑡𝑡) is given below 
        𝑣𝑣𝑚𝑚𝑏𝑏1(𝑡𝑡) = �
4
𝜋𝜋
� (𝑉𝑉𝑑𝑑𝑑𝑑). cos �
𝛼𝛼
2
� sin(2𝜋𝜋𝑓𝑓𝑖𝑖𝑡𝑡) = |𝑉𝑉𝑚𝑚𝑏𝑏1|∠0 (4.10) 
The output bridge voltage 𝑣𝑣𝑑𝑑𝑑𝑑(𝑡𝑡) can be replaced by an equivalent output resistance (𝑅𝑅𝐹𝐹𝐹𝐹𝐴𝐴) 
given by (4.11)  
     𝑅𝑅𝐹𝐹𝐹𝐹𝐴𝐴 = �
8
𝜋𝜋2
�𝐺𝐺2𝑅𝑅𝐿𝐿      (4.11) 
Using the FHA method, the generalized impedance model presented in Fig. 4.6(b) can 
be reduced to FHA model operating at a given angular frequency 𝜔𝜔𝑖𝑖, as illustrated in Fig. 
4.7.  
Z1(ωs) Z3(ωs)
Z2(ωs) ± nVoRFHA|Vab1 | 0




Fig. 4.7 FHA model for wireless DC-DC converter 
4.4.1.1 Input Impedance 
The impedances Z1(ωs), Z2(ωs), Z3(ωs) for different compensation topologies are 
presented in Table 4.2. Using the impedance values corresponding to the selected 
compensation topology and the equivalent resistance the input impedance can be 




   𝑍𝑍𝑖𝑖𝑖𝑖1(𝜔𝜔) = 𝑍𝑍1(𝜔𝜔) + [𝑍𝑍2(𝜔𝜔)//(𝑍𝑍3(𝜔𝜔) + 𝑅𝑅𝐹𝐹𝐹𝐹𝐴𝐴)]  
 (4.12) 
Converting 𝑍𝑍𝑖𝑖𝑖𝑖(𝜔𝜔)from rectangular to polar form we have 




   (4.13) 
   𝜃𝜃1 = arg (𝑍𝑍𝑖𝑖𝑖𝑖1) = tan−1 �
𝐼𝐼𝑚𝑚(𝑍𝑍𝑖𝑖𝑖𝑖1(𝜔𝜔))
𝑅𝑅𝑟𝑟(𝑍𝑍𝑖𝑖𝑖𝑖1(𝜔𝜔))
�   (4.14) 
4.4.1.2 Gain Derivation 
Using FHA model presented in Fig. 4.7 the relationship for the fundamental component of 
primary tank current 𝑍𝑍𝑝𝑝1 can be expressed as below 
  𝑍𝑍𝑝𝑝1(𝑡𝑡) =
𝑣𝑣 𝑐𝑐𝑎𝑎1(𝑡𝑡)
𝑍𝑍𝑖𝑖𝑖𝑖1(𝜔𝜔)
= |𝑉𝑉𝑐𝑐𝑎𝑎1|<0|𝑍𝑍𝑖𝑖𝑖𝑖1|<𝜃𝜃1 = �𝑍𝑍𝑝𝑝1�∠ − 𝜃𝜃1   (4.15) 
where 𝑣𝑣𝑚𝑚𝑏𝑏1(𝑡𝑡) is the fundamental component of primary bridge voltage given by (4.10) 
The fundamental component of secondary tank current 𝑍𝑍𝑖𝑖1(𝑡𝑡) can be calculated using the 
current divider rule as shown below 
  𝑍𝑍𝑖𝑖1(𝑡𝑡) = |𝐼𝐼𝑖𝑖1|∠ − 𝜑𝜑𝐹𝐹𝐹𝐹𝐴𝐴 =
𝑍𝑍2(𝜔𝜔)
𝑍𝑍2(𝜔𝜔)+𝑍𝑍3(𝜔𝜔)+𝑅𝑅𝐹𝐹𝐹𝐹𝐹𝐹
�𝐼𝐼𝑝𝑝1�∠ − 𝜃𝜃1  (4.16) 
Let, 𝑍𝑍𝑚𝑚1(𝜔𝜔) define the current divider ratio which leads to the following relations 
   𝑍𝑍𝑚𝑚1(𝜔𝜔) =
𝑍𝑍2(𝜔𝜔)
𝑍𝑍2(𝜔𝜔)+𝑍𝑍3(𝜔𝜔)+𝑅𝑅𝐹𝐹𝐹𝐹𝐹𝐹
= |𝑍𝑍𝑚𝑚1|∠𝛿𝛿1   (4.17) 
   𝑍𝑍𝑖𝑖1(𝑡𝑡) = |𝐼𝐼𝑖𝑖1| < −𝜑𝜑𝐹𝐹𝐹𝐹𝐴𝐴 = |𝑍𝑍𝑚𝑚1|�𝑍𝑍𝑝𝑝1�∠𝛿𝛿1 − 𝜃𝜃1  
 (4.18) 
Using AC analysis on impedance model presented in Fig. 4.7 we have  




Combining equations (3.30), (3.35) and (3.39) and extracting the dc component, we can 
find the expression for normalized DC gain 𝐺𝐺𝑖𝑖𝐹𝐹𝐹𝐹𝐴𝐴 of the converter as presented below 
   𝐺𝐺𝑖𝑖𝐹𝐹𝐹𝐹𝐴𝐴 =
𝑖𝑖𝑉𝑉𝑜𝑜
𝑉𝑉𝑑𝑑𝑐𝑐
= 𝑅𝑅𝐹𝐹𝐹𝐹𝐴𝐴 cos �
𝛼𝛼
2
� |𝑍𝑍𝑥𝑥1||𝑍𝑍𝑖𝑖𝑖𝑖1|    (4.20) 
4.4.1.3 Series-Series resonant compensation 
As presented in previous section the SS topology is selected to implement the primary and 
secondary compensation in this work due to higher efficiency at partial load and coupling 
independent resonant frequency characteristics of the structure.  Dual compensation 
structure leads to two resonant frequencies defined as below 
    𝑓𝑓𝑝𝑝𝑖𝑖𝑖𝑖 =
1
2.𝜋𝜋.�𝐿𝐿1𝐶𝐶𝑟𝑟
     (4.21) 
    𝑓𝑓𝑖𝑖𝑟𝑟𝑑𝑑 =
1
2.𝜋𝜋.�𝐿𝐿2𝐶𝐶𝑟𝑟
     (4.22) 
The leakage inductance values are computed using numerical simulations from Ansys 
Maxwell using simplified model presented in Fig. 4.4(b). The resonant frequency is chosen 
to be 85 kHz at nominal condition satisfying SAE J2954 [8] restricted operating frequency 






Fig. 4.8 Frequency characteristics of IPT system designed (a) Voltage gain 𝐺𝐺𝑖𝑖𝐹𝐹𝐹𝐹𝐴𝐴  (b) Magnitude of input impedance 
|𝑍𝑍𝑖𝑖𝑖𝑖| (c) angle of input impedance < 𝑍𝑍𝑖𝑖𝑖𝑖
Fig. 4.8 (a) presents the gain variation with respect to frequency with fixed coupling and 
varying load condition. It can been inferred from the graph that the gain at nominal 
operating frequency is a fixed value under varying load conditions if the coupling value is 
maintained constant. The input impedance variation under load change is analyzed in Fig. 
4.8(b), where the impedance increases with higher load resistance. In order to prevent the 
switching bridge from incurring turn-on losses, soft switching technique such as Zero 
voltage switching (ZVS) or Zero current switching (ZCS) is a preferred operation mode 
for the switching bridges. The inductive region of operation for full load condition is shown 
in Fig. 4.8(c) which ensures ZVS operation in the primary side. Furthermore, at nominal 
operating frequency the circuit always works in inductive region facilitating ZVS. 
4.4.1.4 Limitations of FHA model 
In order to verify the accuracy of FHA model, the dc gain expression is computed for a SS 
compensated wireless system. The equivalent model parameters presented in Table 4.2  




gain curve for the converter. From Fig. 4.9 it can be inferred that the experimental values 
obtained are not matching the calculated gain parameters using FHA model. A maximum 
deviation of 28% is observed between the experimental gain values and the calculated 
values.  
 
Fig. 4.9 Normalized DC gain curve for SS compensated System 
The deviation of calculated gain curve values is majorly due to the invalidation of 
fundamental assumption that the maximum power transferred occurs through fundamental 
mode of operation, when the operating frequency is farther away from resonant frequency. 
The SS compensated DC-DC converter can be categorized as a CLLC converter with the 
possibility of symmetrical or asymmetrical tank structure. For symmetrical tank structure 
both the primary and secondary tanks have same resonant frequency leading to a unique 
resonant frequency of operation for the converter. In case of asymmetrical tank structure 
there is no unique resonant frequency defined for the converter leading to inaccuracy in 
converter analysis using FHA. From, Table 4.4 we can see that the converter under study 
has asymmetrical tank structure which leads to inaccuracies in calculation by FHA. The 
imprecision in the values can lead to overdesigning the converter parameters and reducing 




model an extended harmonic analysis is introduced in next section and an improved 
expression for peak tank current and gain is derived. 
4.4.2 Extended Harmonics analysis  
The generalized equivalent model for wireless DC-DC converter employing basic 
compensation topologies, derived based on (4.2) and (4.3) is presented in Fig. 4.6(b).The 
input square wave 𝑣𝑣𝑚𝑚𝑏𝑏(𝑡𝑡) can be decomposed to a string of sinusoidal voltage sources 
connected in series including fundamental and harmonic components as presented in (4.2). 
Due to the small ripple across the output capacitor, the reactive power transfer from the 
secondary side can be assumed to be zero and hence the load can be modeled with the help 
of an equivalent resistance 𝑅𝑅𝑟𝑟𝑒𝑒.The secondary current 𝑍𝑍𝑖𝑖(𝑡𝑡) is composed of fundamental 
and harmonic contents that generates the output square voltage 𝑣𝑣𝑑𝑑𝑑𝑑(𝑡𝑡) satisfying (4.3). An 
extended harmonic impedance (EHA) model can be derived based on the above proposition 
satisfying (4.2) and (4.3) as illustrated in Fig. 4.10(a). The proposed model encompasses 
the effects of harmonics previously ignored in FHA model. 
The proposed model introduces the concept of an equivalent resistance 𝑅𝑅𝑟𝑟𝑒𝑒 which has to 
be evaluated in terms of known circuit parameters for complete analysis of the circuit. Let 
us consider the output power equation which can be expressed as below 
    𝑃𝑃𝑜𝑜𝑜𝑜𝑡𝑡 =
𝑉𝑉𝑜𝑜2
𝑅𝑅𝐿𝐿
= 𝑍𝑍𝑖𝑖𝑖𝑖𝑚𝑚𝑖𝑖2 𝑅𝑅𝑟𝑟𝑒𝑒     (4.23) 
where 𝑅𝑅𝐿𝐿 corresponds to the output load resistance, 𝑉𝑉𝑜𝑜 to the output dc voltage and 𝑍𝑍𝑖𝑖𝑖𝑖𝑚𝑚𝑖𝑖 
is the rms value of secondary current flowing through equivalent resistance. 
EHA model presented in Fig. 4.10(a) comprises of a set of series connected input voltage 




compute the effect of each voltage source on output current. Fig. 4.10(b) illustrates the 
equivalent circuit for the kth harmonic input, which can be used to evaluate the kth harmonic 
current as follows. The kth harmonic component of input voltage is specified by  








� sin(2𝜋𝜋𝑘𝑘𝑓𝑓𝑖𝑖𝑡𝑡) = |𝑉𝑉𝑖𝑖𝑖𝑖𝑝𝑝|∠0  (4.24) 
Input impedance of circuit for kth harmonic is given by 
       𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝(𝑘𝑘𝜔𝜔) = 𝑍𝑍1(𝑘𝑘𝜔𝜔) + �𝑍𝑍2(𝑘𝑘𝜔𝜔)//�𝑍𝑍3(𝑘𝑘𝜔𝜔) + 𝑅𝑅𝑟𝑟𝑒𝑒��  (4.25) 




   (4.26) 
               𝜃𝜃𝑝𝑝 = arg (𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝) = tan−1 �
𝐼𝐼𝑚𝑚(𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝(𝑝𝑝𝜔𝜔))
𝑅𝑅𝑟𝑟(𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝(𝑝𝑝𝜔𝜔))
�   (4.27) 
 Using (4.24), (4.25) and extending (4.15) to kth harmonic, input current 𝑍𝑍𝑝𝑝𝑝𝑝 is given by 
                𝑍𝑍𝑝𝑝𝑝𝑝 =
𝑣𝑣𝑐𝑐𝑎𝑎𝑝𝑝
𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝(𝑝𝑝𝜔𝜔)


















Fig. 4.10(a) Generalized Extended Harmonic Model (b) kth harmonic model 
Applying current divider rule on primary current 𝑍𝑍𝑝𝑝𝑝𝑝 we can evaluate 𝑍𝑍𝑖𝑖𝑝𝑝 as an extension 
to steps (4.18)-(4.20)   




= |𝑍𝑍𝑚𝑚𝑝𝑝|∠𝛼𝛼𝑝𝑝     (4.30) 




         𝜑𝜑𝑝𝑝 = arg(𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝(𝑘𝑘𝜔𝜔)) − arg (𝑍𝑍𝑚𝑚𝑝𝑝(𝑘𝑘𝜔𝜔)) = 𝜃𝜃𝑝𝑝 − 𝛼𝛼𝑝𝑝  (4.31) 
The output voltage of the proposed equivalent circuit is a square wave 𝑣𝑣𝑑𝑑𝑑𝑑(𝑡𝑡) as evaluated 
in (4.3). The net output current can be evaluated using following analysis. 
         𝑍𝑍𝑖𝑖(𝑡𝑡) =
𝑣𝑣𝑐𝑐𝑑𝑑(𝑡𝑡)
𝑅𝑅𝑟𝑟𝑒𝑒
     (4.32) 









sin (2𝜋𝜋𝑘𝑘𝑓𝑓𝑖𝑖𝑡𝑡 − 𝜑𝜑𝑝𝑝)  (4.33) 
                    𝑍𝑍𝑖𝑖(𝑡𝑡) = ∑ 𝑍𝑍𝑖𝑖𝑝𝑝∞𝑚𝑚=0
𝑝𝑝=2𝑚𝑚+1
sin (2𝜋𝜋𝑘𝑘𝑓𝑓𝑖𝑖𝑡𝑡 − 𝜑𝜑𝑝𝑝)   (4.34) 





� , 𝜑𝜑𝑝𝑝 is the net phase shift for the kth harmonic computed from 
(4.31). 
To evaluate the net output power the rms value of secondary current 𝑍𝑍𝑖𝑖𝑖𝑖𝑚𝑚𝑖𝑖 has to computed 
as below 
  𝑍𝑍𝑖𝑖𝑖𝑖𝑚𝑚𝑖𝑖2 = �
1
2𝜋𝜋




𝜑𝜑(𝜔𝜔𝑡𝑡)  (4.35) 




can be evaluated in two parts as 
shown in (4.36).  
  𝑍𝑍𝑖𝑖𝑖𝑖𝑚𝑚𝑖𝑖2 = �
1
2𝜋𝜋















   (4.36) 
The time average of products of two sine functions with different frequencies over a 




net energy content in a signal with different frequencies equals to the sum of energy 
contents of the individual signals. 

















�  (4.37) 
Substituting (34) in (20) we have  










�   (4.38) 







�   (4.39) 
4.4.2.1 Gain Derivation 
The gain equation for the proposed model can be evaluated with the help of power 
balance equation 
     𝑃𝑃𝑖𝑖𝑖𝑖 = 𝑃𝑃𝑜𝑜 =
𝑉𝑉𝑜𝑜2
𝑅𝑅
     (4.40) 
Using superposition theorem to calculate the net input power for each harmonic 
source 𝑃𝑃𝑖𝑖𝑖𝑖𝑝𝑝, we have 
           𝑃𝑃𝑖𝑖𝑖𝑖𝑝𝑝 =
1
2
|𝑣𝑣𝑚𝑚𝑏𝑏𝑝𝑝|. �𝑍𝑍𝑝𝑝𝑝𝑝�. cos(𝜃𝜃𝑝𝑝) =
|𝑣𝑣𝑐𝑐𝑎𝑎𝑝𝑝|2
2.𝑍𝑍𝑖𝑖𝑖𝑖𝑝𝑝(𝑝𝑝𝜔𝜔)
cos (𝜃𝜃𝑝𝑝) (4.41) 
The net input power 𝑃𝑃𝑖𝑖𝑖𝑖 is the sum of individual harmonic power as there is no power 
transfer between components of voltages with different frequencies. 














cos(𝜃𝜃3) + ⋯� 
           (4.42) 













Substituting (40) and (22) in (37) we have  













  (4.44) 













�  (4.45) 
In order to comprehend the improvement in normalized gain calculations from the EHA 
model a comparison curve is plotted in Fig. 4.11. As can be seen from the plot, maximum 
deviation from experimentally determined value has reduced from 28% in case of FHA 
model to 9.6% in case of EHA model. The gain curve evaluated by EHA model presented 
in Fig. 4.11 uses harmonic content up to 101st harmonic and leads to a better estimate than 
FHA model. The deviation in gain, as the frequency increases, can be attributed to the non-
idealities in the circuit components, which is not modelled for reducing complexity of 
evaluation. The non-idealities in inductances, switches and diodes leads to loss as well as 
voltage drop, reducing the gain of the circuit. 
 




4.4.3 Selection of Parameters 
A series-series IPT can be designed under two conditions of operation (i) compensation 
capacitors resonating with leakage-inductances (ii) compensation capacitors resonating 
with self-inductances.  
Let the resonant frequencies of primary and secondary side given by equation (4.21) and 
(4.22) be equal and represented as below  
    𝑓𝑓𝑝𝑝𝑖𝑖𝑖𝑖 = 𝑓𝑓𝑖𝑖𝑟𝑟𝑑𝑑 = 𝑓𝑓𝑜𝑜 =
1
2𝜋𝜋√𝐿𝐿𝐶𝐶
    (4.46) 
Researchers in [56] define a boundary condition for the resonance of leakage inductance 
with compensation capacitors as below  
     𝑓𝑓𝑖𝑖 ≥
𝑝𝑝𝑜𝑜
√1−𝑝𝑝
     (4.47) 
where 𝑓𝑓𝑖𝑖 represents the switching frequency, 𝑓𝑓𝑜𝑜 the resonant frequency of combination, 
𝑘𝑘 the coupling co-efficient between primary and secondary pad. 
Under the boundary condition presented in (4.47) the fundamental harmonic 
approximation is still valid and the equivalent circuit of operation is given by Fig. 4.7. 
Since the primary and secondary inductances are consider equal for simplified analysis we 
can write the following relations based on the equivalent model 
    𝑍𝑍1 = 𝑗𝑗 �𝜔𝜔𝐿𝐿(1 − 𝑘𝑘) −
1
𝜔𝜔𝐶𝐶
�    (4.48) 
     𝑍𝑍2 = 𝑗𝑗𝜔𝜔𝑘𝑘𝐿𝐿     (4.49) 
    𝑍𝑍3 = 𝑗𝑗 �𝜔𝜔𝐿𝐿(1 − 𝑘𝑘) −
1
𝜔𝜔𝐶𝐶
�    (4.50) 
The input impedance when operating under the boundary conditions given in (4.47) can be 









    (4.51) 
Using equations (4.15) - (4.20) the expression for voltage gain at the boundary condition 
can be computed as below 





(𝑗𝑗𝜔𝜔𝑖𝑖𝑘𝑘𝐿𝐿 + 𝑅𝑅𝐹𝐹𝐹𝐹𝐴𝐴)   (4.52) 





    (4.53) 
     𝐺𝐺𝑉𝑉𝑜𝑜 = 𝑉𝑉𝑖𝑖𝑖𝑖1     (4.54) 
In case of operation strictly at the boundary condition presented by (4.47) unity gain is 
obtained for SS compensation. Smaller output voltages are realized with either phase-shift or 
setting switching frequency higher than the boundary value. The benefits of operating at 
boundary condition is the easier controllability of output voltage [70] and avoidance of 
bifurcation under varying load conditions [55], [70], [71]. The main disadvantage of this 
operating point is the dependency of the operating frequency to coupling. Since the laboratory 
prototype is currently being evaluated for a stationary condition with negligible change in k 
value this point of operation is apt to satisfy control requirements. 
Using conditions (4.21), (4.22) and (4.47) the parameters are selected to meet the operating 
frequency requirements. The characteristic curves of the proposed design based on 
simulated results using FHA model are shown in Fig. 4.12. As predicted there is no 
variation in gain for load change as presented in Fig. 4.12(a). Additionally, to achieve soft 
switching the tank characteristic should lie in inductive region which is satisfied under the 





Fig. 4.12 Frequency characteristics of initial IPT system (a) Voltage gain 𝐺𝐺𝑖𝑖𝐹𝐹𝐹𝐹𝐴𝐴  (b) angle of input impedance < 𝑍𝑍𝑖𝑖𝑖𝑖 
In order to select the resonant capacitor the voltage rating of the capacitor has to be properly 
evaluated. Using parameters from Table 4.3 and equations (4.25), (4.28) the primary and 
secondary current values can be evaluated from EHA model. From, Fig. 4.13 it can be seen 
that the peak primary capacitor voltage can be as high as 2kV while secondary capacitor 
voltage reaches 1.5 kV rating for full rated output current condition.  
Table 4.3 Initial parameters for IPT system design 
Parameters Values 
Coil separation (cm) 10 
Resonant frequency 𝑓𝑓𝑝𝑝𝑖𝑖𝑖𝑖,𝑓𝑓𝑖𝑖𝑟𝑟𝑑𝑑 (kHz) 72.62 
Switching frequency 𝑓𝑓𝑖𝑖 (kHz) 85 
Primary self-inductance 𝐿𝐿𝑝𝑝 (𝜇𝜇𝐻𝐻) 283 
Secondary self-inductance 𝐿𝐿𝑝𝑝 (𝜇𝜇𝐻𝐻) 283 
Mutual-inductance 𝐿𝐿𝑚𝑚 (𝜇𝜇𝐻𝐻) 76 
Primary Capacitance 𝐶𝐶𝑝𝑝 (nF) 17 





Fig. 4.13 Voltage stress evaluation on resonant capacitors 
A capacitor bank is built to meet the high voltage stress requirements of the resonant 
capacitor. Film capacitor B32652A2472K000 has a peak DC rating of 2kV but under 100 
kHz condition the voltage carrying capacity is de rated to 700 V peak based on 
manufacturer data sheet and hence an array of capacitors is built. The selected array size 
and the experimentally obtained value is specified in Table 4.4. 
Table 4.4 Final resonant tank parameters 
Capacitor Location # in series # in parallel Capacitance (value) 
Primary 5 17 15.98 nF 
Secondary 3 10 15.67 nF 
4.5 Control Strategy 
The basic requirement of wireless dc-dc stage is to maintain a constant output voltage as 
requested by the battery management system. From equation (4.45) we can formulate two 

























4.5.1 Pulse frequency modulation (PFM) control 
PFM is a very common control technique employed for control of resonant circuits. 
According to equation (4.45) it can be concluded that output voltage is a function of 
frequency. Furthermore, for a fixed input dc voltage supplied by the input conditioning 
circuit the switching frequency of circuit can be varied to change the output voltage of the 
circuit enabling the operation of converter under varying battery voltage condition. A 
typical control structure for PFM technique is presented in Fig. 4.14. 
Wireless DC-DC converter block in Fig. 4.14 symbolizes the topology presented in Fig. 
4.1. The primary side switches are supplied using gate pulses generated from the control 
loop while the secondary rectifier bridge uses diode bridge for rectification. Fast SiC diodes 
are available in market capable of high frequency switching with very low reverse recovery 
and on-state voltage drop which can be employed for rectification. The basic control loop 
uses sensed output voltage from on-board battery which is shared to off-board stage with 
the help of a Wi-Fi communication channel. The sensed voltage is compared with the 
required reference value which is passed through a PI controller which generates the ∆𝑓𝑓𝑖𝑖 
value which is subtracted from a center frequency or the nominal operating frequency. The 
output of the block generates the new switching frequency required to stabilize the output 
voltage to required value. An oscillator generates a 50% duty cycle pulse of the required 





























Fig. 4.14 Control block diagram for PFM  
PFM works on the principle of gain variation proportional to operating frequency. In case 
of wireless systems this control technique may lead to high oscillation in output due to 
limited resolution of digital controller which limits the variation of frequency. Additional 
constraints have to be imposed to properly control the circuit using this structure. The main 
advantage of this technique is that under varying coupling conditions the change in 
resonant frequency can be accounted to and frequency shift can be made possible 
facilitating higher efficiency. 
4.5.2 Primary side phase shift control 
In previous section the basic operation principle of wireless dc-dc stage has been analyzed. 
The primary inverter bridge of dc-dc stage generates a quasi-square wave with variable 
fundamental magnitude as shown in Fig. 4.5. The fundamental magnitude of square wave 
applied to the resonant wireless network is quantified in equation (4.2). It is evident from 
this equation that by controlling 𝛼𝛼 the phase shift between the primary switching legs we 
can change the zero portion of quasi square wave which leads to change in input voltage. 
Furthermore, for a fixed operating frequency the gain of the circuit is held constant which 






























Fig. 4.15 Control block diagram for primary side phase control 
A control diagram enabling primary side phase shift control of wireless dc-dc stage is 
presented in Fig. 4.15. The control loop uses sensed voltage data that is shared wirelessly 
to off-board components using a Wi-Fi channel. The error in sensed voltage is fed to a PI 
control which generates the appropriate 𝛼𝛼 value capable of reducing the error to zero. The 
generated phase shift is used as an input to a delay generator block which outputs triangular 
waveform with fixed frequency 𝑓𝑓𝑖𝑖 phase shifted by a magnitude of 𝛼𝛼 with respect to the 
reference. The gate pulses to various switches are generated by comparing the two phase 
shifted triangular waveforms to half its magnitude resulting in a square pulse of 50% duty 
cycle which is delayed to each other by the required amount. 
Since, fundamental voltage magnitude variation is the key control parameter enabling 
phase shift control, it indirectly reduces the amount of primary side tank current which 
helps in reducing the overall conduction losses of wireless stage. Even though the primary 
current is reduced due to quasi input voltage waveform the lagging leg of off-board inverter 
bridge has the possibility of losing ZVS which leads to additional losses. Since, the basic 
operation principle relies on magnitude reduction this control scheme is not suitable for 




application. Additionally, the detuning of circuit caused by misalignment may lead to 
unachievable power transfer condition along with loss of ZVS operation in bridges which 
has to be taken into consideration during the design of resonant network. 
4.6 Simulation Results 
A simulation study is carried out using MATLAB Simulink to understand the behavior of 
system under varying conditions as well as to validate the various modeling study carried 
out in previous section. The system under study uses parameter from Table 4.3. Fig. 4.16 
presents the key operating waveforms of wireless DC-DC stage designed in previous 
sections. Since, the operating frequency was decided to be 85 kHz the designed system at 
full load should be able to provide the output maximum voltage at this operating frequency 
for primary phase shift control.  
 
Fig. 4.16 Wireless DC-DC simulation using initial parameters @ 85 kHz (a) Primary resonant capacitor voltage (b) 
Secondary resonant capacitor voltage (c) Primary tank current (d) Secondary tank current (e) Output voltage (f) 
Output current 
It can be inferred from the waveforms that the output voltage is not able to reach 400V at 




to the increased gain predicted by FHA model in Fig. 4.12(a). With the help of frequency 
control the desired output voltage can be reached. The waveforms presented delivers 
highest output current of 8.25A which is the maximum value supplied by the system. 
A new set of simulations is completed to analyze the operation of system with the 
parameters of measured coil inductances and the designed capacitor bank values. The key 
parameters used to simulate the system are presented in Table 4.5.  
Table 4.5 IPT System parameters for laboratory prototype 
Parameters Values 
Coil separation (cm) 10 
Resonant frequency 𝑓𝑓𝑝𝑝𝑖𝑖𝑖𝑖 (kHz) 78.06 
Resonant frequency 𝑓𝑓𝑖𝑖𝑟𝑟𝑑𝑑 (kHz) 73.17 
Switching frequency 𝑓𝑓𝑖𝑖 (kHz) 85 
Primary self-inductance 𝐿𝐿𝑝𝑝 (𝜇𝜇𝐻𝐻) 275.3 
Secondary self-inductance 𝐿𝐿𝑝𝑝 (𝜇𝜇𝐻𝐻) 273.8 
Mutual-inductance 𝐿𝐿𝑚𝑚 (𝜇𝜇𝐻𝐻) 63.29 
Primary Capacitance 𝐶𝐶𝑝𝑝 (nF) 15.98 
Secondary Capacitance 𝐶𝐶𝑖𝑖 (nF) 15.67 
The simulated system generates an output voltage of 400V while supplying full load output 
current of 8.25A.  A PFM based control strategy is employed to simulate the performance 
of the system. The key waveforms obtained from MATLAB simulation are presented in 
Fig. 4.17 (a) – (f). The peak capacitor voltages on primary and secondary capacitors are 





Fig. 4.17 Wireless DC-DC simulation based on laboratory prototype @ 85 kHz (a) Primary resonant capacitor voltage 
(b) Secondary resonant capacitor voltage (c) Primary tank current (d) Secondary tank current (e) Output voltage (f) 
Output current 
4.7 Experimental Verification 
As a proof of concept verification of the operation of wireless dc-dc stage of the proposed 
charger, a laboratory prototype is built with the help of key components, presented in Table 
4.6.  
Table 4.6 Key Components enabling lab prototype development 
Parameters Part no Specification 
Coil Ferrite core B66291P0000X187 N87 Ferrite Core, 5mm thickness 
Primary MOSFETs C2M0080120D 1200V, 24 A, 80mΩ 
Secondary Diodes VS-60APU06-N3 600V, 60A, 1.35V 
Resonant Capacitor B32652A2472K000 4.7nF, 2kV DC 
The initial prototype structure is presented in Fig. 4.18, where the dc input source is a SL 
series Magna-Power power supply. The DC input is fed to a primary inverter bridge made 




output generated by the bridge acts as the input to resonant tank and energizes the primary 
transmitting coil. The receiving coil is placed at a separation of 10cm which feeds the 
























Fig. 4.18 Initial laboratory prototype of wireless DC-DC converter 
Fig. 4.19 presents the key operating waveforms of wireless DC-DC converter measured in 
the course of experiments. Differential voltage probe P5200A and high precision current 
probe TCP0030A from Tektronix are used to measure the operating waveforms. The primary 
current lags the differential voltage 𝑉𝑉𝑑𝑑𝑖𝑖4 showing inductive nature of circuit and zero voltage 
switching (ZVS) operation as highlighted in Fig. 4.19. The secondary current 𝑍𝑍𝑖𝑖 is in phase 
with diode voltage 𝑉𝑉𝐷𝐷4 operating under zero current switching (ZCS). The soft switching 
introduced in primary and secondary side leads to negligible switching losses while the high 











Fig. 4.19 Key Operating waveforms of wireless DC-DC stage 
The efficiency of wireless stage is recorded with the help of Tektronix power analyzer 
shows an efficiency of 94.17% at 3.3 kW. Group D or CH4 presents the input values while 
Group C or CH3 presents the output parameters of the circuit. The resonant parameters 
used generates unity gain at an operating frequency of 85.4kHz.  
 





















A loss study is carried out on the DC-DC stage using the major loss producing components 
presented in Table 4.7.  
Table 4.7 Parameters generating major loss in Wireless DC-DC stage 








Capacitor ESR 0.25 Ω 
Switch resistance 0.08 Ω 









Capacitor ESR 0.2 Ω 
Diode drop 1.45 V 
Coil Resistance 0.165 Ω 
 Switching frequency 85.4 kHz 
The comparison results of measured efficiency along with estimated efficiency is presented 
in Fig. 4.20(b). The efficiency under low load conditions is affected by conduction losses 
in primary side introduced due to increased reactive power flow. As the power increases 
the net reactive power supplied is not varying drastically which improves the efficiency of 
system. The differences in estimated and measured values are introduced due to idealized 
modeling used for loss evaluation. 
Fig. 4.21 presents the estimated loss split of the prototype built in lab at 3.3kW output with 
a total loss of 183W. The key loss producing components are the resonant capacitors and 
wireless coil accounting to 59% of total loss. The resonant capacitor bank assembled using 
an array of film capacitors leads to a high amount of loss due to effective series resistance 
(ESR) as inherently the loss dissipation factor of film capacitor is high. Alternate, low ESR 




efficiency by 3%. Recently, ceramic capacitors capable of high voltage blocking are 
introduced in market which could also potentially serve as a replacement to film capacitors 
with reduced losses. Additionally, use of secondary side diodes account for 15% of total 
loss from on-state drop which can potentially be reduced with the help of use of 
synchronous rectification.  
 
Fig. 4.21 Wireless DC-DC converter estimated loss split @ 3.3kW 
4.8 Summary 
In this chapter, a system level design of wireless DC-DC stage of the proposed integrated 
charger has been completed. A series-series compensation topology with resonant 
frequency tuned to leakage inductance is selected to achieve better output controllability 
with minimum resonant components. The conventional modeling of resonant converter is 
based on the assumption that the majority of power transfer happens at the fundamental 
frequency which is invalidated in the proposed compensation strategy. In order to improve 
the modeling accuracy of wireless DC-DC stage an extended harmonic analysis (EHA) 
method is introduced which uses superposition of multiple frequency components to 
























select the various components of the wireless system. As a proof of concept, a 3.3 kW 
laboratory prototype of the system is designed to operate from a 400V input to charge a 
400V battery. According to the experimental results, a peak efficiency of 94.17% is 
obtained at full load, where the combined losses from coil and capacitor bank accounts for 




Chapter 5: Analog Synchronous Rectification based Integrated 
Charging System  
In previous chapters, various off-board components of the integrated charging system has 
been critically evaluated and selected to achieve high efficiency operation. The key focus 
of this research is to develop an integrated wired and wireless charging system capable of 
topological integration with an existing on-board charger with minimum modifications. 
The selected charging structure uses a single phase totem pole PFC in cascade with a series-
series compensated wireless DC-DC stage to charge the battery. The on-board rectification 
stage of the proposed charger is integrated to the existing on-board charger components. 
Conventionally, wireless charging system uses a diode bridge based rectification circuit 
on-board the vehicle to convert high frequency AC output to DC battery voltage. Since, 
the on-board rectifier is merged with an active bridge from vehicle on-board charger it may 
be required to parallel additional diodes. The body diodes of high frequency switches 
compared to the MOSFETs suffers from reverse recovery, higher voltage drop, and 
reduced current rating. This results in system derating, degraded system efficiency, thermal 
performance, and electromagnetic interference (EMI) performance. Furthermore, all 
existing on-board chargers may not have additional parallel diodes, which may require 
redesign of the circuit board not satisfying the minimum modification requirement. This 
leads to the need of a unique solution on-board the vehicle to facilitate the proposed 
charging strategy. An analog synchronous rectification circuit is proposed to use the active 
bridge on-board the vehicle without the need of additional diodes with minimum 




5.1 Synchronous Rectification (SR) 
Synchronous rectification (SR) using an active bridge circuit is one of the well-known 
methods employed to reduce the conduction losses of diode bridge based rectification 
stage. The interest in bidirectional operation of on-board chargers facilitating vehicle to 
grid (V2G) operation has already led to the use of active bridges on primary and secondary 
side of on-board converters. Active rectification on output stage of such high frequency 
enabled converters requires the exact knowledge and control of phase shift between 
primary and secondary side bridges. A synchronization technique for bidirectional WPT 
system is introduced by researchers in [72], where an auxiliary sense winding is employed 
to extract  a synchronization signal proportional to primary current. Since, the sense 
winding current affects the field generated complicated processing is required to extract 
the exact information of primary current which is required to synchronize power flow. An 
improved bidirectional pq based control technique is proposed in [73] which uses analog 
multipliers and low pass filtering circuits with phase shift to compute the instantaneous 
real and reactive power flow in circuit which is used to generate the synchronizing angle. 
The proposed control technique requires the use of a microcontroller system to facilitate 
bidirectional power control. The researchers in [74] have proposed a FHA based model to 
predict the phase shift between primary and secondary side of a half bridge bidirectional 
CLLC converter employed in on-board charger. Similarly, an improved phase estimation 
is provided by extended harmonic analysis (EHA) in [75] which includes the effect of 
harmonic power improving accuracy of estimation. The phase estimation techniques 
proposed by the researchers requires proper synchronization between primary and 




case of wireless charging systems the primary and secondary sides are separated by an air 
gap with different controllers which generates synchronization issues due to the need of 
high frequency trigger transmission. Analog high frequency SR ICs using drain to voltage 
detection for synchronization are currently available for low voltage applications (<50V) 
which was tested successfully by researchers in [76] for low voltage wireless power 
transfer. Since, wireless EV charging operation requires analog SR ICs capable of working 
with high voltage (>400V) signals commercially available solutions are not viable for 
implementation. Thus to implement the proposed integrated charging solution a novel 
analog synchronization method is proposed which requires an on-board current sensor and 
opamp based compensation circuits without the need for an onboard controller for SR 
operation. The proposed system can operate under frequency modulation based control 
since there are no sampling limitations nor bandwidth constraints as synchronization is 



























Fig. 5.1 Proposed analog SR block diagram 
The block diagram for the proposed analog solution is presented in Fig. 5.1.The secondary 




delay introduced by sensing network. The compensated signal is passed through a non-
inverting summer circuit to synthesize a unipolar sine wave which is further compared with 
the dc-offset to generate a stable zero crossing signal using a high speed compensator. 
Since, the active rectifier bridge requires four driving signals the generated pulse is passed 
through an XOR gate followed by a dead-time circuit to generate the required gate pulses. 
The different circuits used to realize the various blocks of the analog synchronization 
circuit are presented below 
5.1.1 Lead compensation network 
As per SAE J2954 standard for wireless charging of electric vehicles, the wireless power 
transfer circuit uses 85 kHz as the transmission frequency. The secondary side current 
sensing at such frequencies may generate a phase lag between the original signal and 
sensed output due to bandwidth limitations of the sensor. A typical industrial current sensor 
like LEM LA 55-P is capable of sensing signals upto 200 kHz range based on datasheet 
parameters. From practical measurements the current sensor generates a phase delay in the 
range of 30o at 85 kHz. Additionally, high frequency noise signals generated by switching 
propagate through the sensed currents especially near zero crossings that needs to be 
eliminated by low pass filtering circuits to generate stable zero crossing signals. The use 










To achieve accurate SR operation, the delay introduced in sensed signals needs to be 
compensated with the help of a lead compensation network. The proposed lead 
compensation network is presented in Fig. 5.2. The transfer function of the proposed 
network can be evaluated as below 






     (5.1) 




    (5.2) 
The phase generated by the compensation network can be quantified as below 
   < 𝐺𝐺 = −90 − tan−1 𝜔𝜔𝐶𝐶𝑅𝑅1 = 270 − tan−1 𝜔𝜔𝐶𝐶𝑅𝑅1�������������
𝜑𝜑𝑟𝑟𝑟𝑟𝑐𝑐𝑑𝑑
  (5.3) 
Where, 180 < 𝜑𝜑𝑟𝑟𝑟𝑟𝑚𝑚𝑑𝑑 < 270 
Alternatively, if the output is considered as an inverted sine wave the lead angle 𝜑𝜑𝑟𝑟𝑟𝑟𝑚𝑚𝑑𝑑′  is 
bounded by  
     0 < 𝜑𝜑𝑟𝑟𝑟𝑟𝑚𝑚𝑑𝑑′ < 90    (5.4) 
The output waveform generated by the compensation network for a sinusoidal input is 
presented in Fig. 5.3.  
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The value of 𝜑𝜑𝑟𝑟𝑟𝑟𝑚𝑚𝑑𝑑′  required for the design is calculated from the delay between sensed 
input and output signals. In case of a delay between sensed input and output signals the 
switching pulses are generated with a delay compared to the zero crossing of the current. 
The delay in pulse generation acts as a lead in current with respect to switch node voltage 
that helps in generating zero voltage switching (ZVS) characteristics of the active bridge. 
The proposed compensation network can generate any lead value between (0 and 90o) 
which can be properly tuned to achieve ZVS characteristics with minimum reactive power. 
The key design equations for the proposed network are presented below 
    |𝐺𝐺| = � 𝜔𝜔
2𝐶𝐶2𝑅𝑅22
1+𝜔𝜔2𝐶𝐶2𝑅𝑅12
= 1     (5.5) 
    90𝑜𝑜 − tan−1 𝜔𝜔𝐶𝐶𝑅𝑅1 = 𝜑𝜑𝑟𝑟𝑟𝑟𝑚𝑚𝑑𝑑′     (5.6) 
The sensed output current generates a phase lag of 55o due to cascaded effect of sensor 
delay and low pass filter used in circuit. A phase lag of 20o is provided to generate ZVS 
characteristics of active bridge. The compensator parameters are designed to generate of 
lead of 35o at 85 kHz to meet the target operating point. The system parameters designed 
based on equations (5.5) - (5.6) are presented in Table 5.1 
Table 5.1 Compensation parameters required to generate 𝜑𝜑𝑟𝑟𝑟𝑟𝑚𝑚𝑑𝑑′  
Parameter Value 
C 3.3 nF 
R1 810 Ω 




The designed system is simulated using MATLAB Simulink and the input and output 
waveforms are presented in Fig. 5.4. The output waveform is leading the input waveform 
with a phase angle of 35o with unity gain as designed. 
 
Fig. 5.4 Phase relationship between input and output waveform of proposed lead compensator 
As evident from Fig. 5.4 the compensated sense signal is an inverted version of the original 
current waveform even though the zero crossing point leads the input waveform. The 
inversion caused by the compensation network has to be negated at the gate signal 
generation point for proper operation of the circuit. 
5.1.2 Gain circuit 
The proposed analog SR circuit uses the gain stage to introduce a dc-offset to the 
compensated signal. The bipolar current signal is converted to a unipolar version to remove 
common mode noise effects at zero crossings. The unipolar signal is generated with the 
help of a unity gain non-inverting summing amplifier as presented in Fig. 5.5. The output 












Fig. 5.5 Non-inverting summing amplifier circuit 
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To obtain unity gain we use the following constraint on (5.7)  
    𝑅𝑅1 = 𝑅𝑅2 = 𝑅𝑅𝑝𝑝1 = 𝑅𝑅𝑝𝑝2 = 𝑅𝑅     (5.8) 
     𝑣𝑣𝑜𝑜 = 𝑣𝑣𝑖𝑖𝑖𝑖 + 𝑉𝑉𝑏𝑏𝑖𝑖𝑚𝑚𝑖𝑖    (5.9) 
The bias voltage 𝑉𝑉𝑏𝑏𝑖𝑖𝑚𝑚𝑖𝑖 is generated from a stable source with minimum variations to ensure 
accurate zero crossing detection. The magnitude of 𝑉𝑉𝑏𝑏𝑖𝑖𝑚𝑚𝑖𝑖 is selected to be 
𝑉𝑉𝑟𝑟𝑟𝑟𝑝𝑝
2
 where 𝑉𝑉𝑖𝑖𝑝𝑝𝑝𝑝 
is the peak voltage of the sensed signal. The output gate pulses generated from the analog 
SR is designed to be compatible with a 3.3V logic of microcontrollers and hence the 𝑉𝑉𝑑𝑑𝑑𝑑 of 
following stages are selected to be 3.3V. Due to the constraints on the supply voltage of 
the opamp the dc offset bias voltage is selected to be 1.55V. 
5.1.3 Comparator circuit 
The compensated sensed current signal is processed using gain stage which acts as the 
input to the comparator circuit. A high speed analog comparator IC with very low 
propagation delay is required to generate the zero crossing signals as the sensed signals are 




noise propagation as the corner frequency of low pass filter is constrained due to phase lag 
generated at the output. To aid stable output generation a small hysteresis band is 
introduced which help in improving the noise immunity of the comparator near the zero 









Fig. 5.6 Analog comparator circuit with hysteresis band 
The output switches from low to high when 𝑉𝑉𝑖𝑖𝑖𝑖 rises above the high threshold value 
𝑉𝑉𝑖𝑖𝑖𝑖1 given by  
    𝑉𝑉𝑖𝑖𝑖𝑖1 = 𝑉𝑉𝑏𝑏𝑖𝑖𝑚𝑚𝑖𝑖 ∗ �1 +
𝑅𝑅1
𝑅𝑅2
�    
 (5.10) 
The low threshold value 𝑉𝑉𝑖𝑖𝑖𝑖2 where the output switches from high to low output is given 
by 
   𝑉𝑉𝑖𝑖𝑖𝑖2 = 𝑉𝑉𝑏𝑏𝑖𝑖𝑚𝑚𝑖𝑖 ∗ �1 +
𝑅𝑅1
𝑅𝑅2
� − 𝑉𝑉𝑑𝑑𝑑𝑑 ∗ �
𝑅𝑅1
𝑅𝑅2
�    (5.11) 
The hysteresis band across the input voltage Δ𝑣𝑣 can be evaluated as below 
   Δ𝑣𝑣 = 𝑉𝑉𝑖𝑖𝑖𝑖2 − 𝑉𝑉𝑖𝑖𝑖𝑖1 = 𝑉𝑉𝑑𝑑𝑑𝑑 ∗ �
𝑅𝑅1
𝑅𝑅2




5.1.4 Complementary pulse + dead band generation 
The high speed comparator circuit generates a single ZCD signal which acts a reference 
for generating four gate pulse to control the active bridge. The two legs of active bridge 
circuit are controlled by complementary signals which is generated from the reference ZCD 
signal with the help of XOR gate logic. The Boolean expression for an XOR gate is given 
below 
    𝐴𝐴⊕𝐵𝐵 = 𝐴𝐴𝐵𝐵 + 𝐴𝐴𝐵𝐵      (5.13) 
The truth table of operation used to generate the bridge control signal is presented in  
Table 5.2 Truth table for XOR based control signal generation 
A B 𝐴𝐴⊕𝐵𝐵 Comment 
0 0 0 Buffered input signal with propagation 
delay 1 0 1 
0 1 1 
Complementary signal 
1 1 0 
where, A and B represents the inputs to the XOR gate.  
The control signal generated from XOR logic needs to be further processed to control the 
active bridge. Due to non-ideal switching behavior such as rise time and fall time of the 
switches, a finite dead-time or blanking interval is required to prevent shoot through of the 
leg. An external dead band generation logic has to be developed using digital gates or with 




5.1.5 Implementation of the proposed SR circuit 
The various constraints and requirements imposed by each block of the proposed SR 
solution (Fig. 5.1) is introduced in previous sections. Table 5.3 summarizes the key 
components selected for the design of proposed synchronization logic. 
Table 5.3 Key components selected for SR design 
 Component Part no Key Features 
Opamp 







High speed Precision 
comparator 
LMV761MA 
120 ns propagation delay 
with overdrive of 50mV 
3.3V compatible 
XOR logic 
Quad output XOR 
gates 
SN746ND 
Max propagation delay at 
3.3V logic 12.5 ns 
Dead time 
generator 
Gate drive with inbuilt 
dead-time generation 
logic 
Si82394AD 200ns max dead-time  
The schematic diagram for implementing the proposed logic is presented in Fig. 5.7. The 
onboard receiver current is sensed with the help of an LEM sensor LA55P with capacitive 
filter at the output. The sensed current generates a phase lag of 55o which is reduced to a 
targeted lead of 20o with the help of a high bandwidth opamp (TLV172IDR) based lead 
compensator. The compensated signal is further processed using a unity gain non-inverting 
summing amplifier to generate a unipolar sine wave. A ZCD signal is synthesized with the 




sine wave with dc offset. The ZCD signal acts as the reference to generate complementary 
half bridge reference pulses using XOR logic that is fed to gate drive IC Si83294AD 
driving the active bridge. 


























Fig. 5.7 Schematic diagram of the proposed analog synchronization circuit 
5.2 Experimental Verification of Analog SR circuit 
As a proof of concept verification of the proposed SR, a laboratory prototype is developed 
using the key components in Table 5.3. The experimental prototype presented in Fig. 5.8 
generates the gate pulse to control an on-board full bridge structure developed with SiC 










The equivalent circuit diagram as well as measurement conventions followed on the 
experimental prototype are presented in Fig. 5.9. The primary side current 𝑍𝑍𝑝𝑝 flowing out 
of the bridge and the secondary side current 𝑍𝑍𝑖𝑖 flowing into the bridge are considered as 
positive reference directions. The drain to source voltages of low side switches are 





















Secondary rectifier bridge  
Fig. 5.9 Wireless DC-DC equivalent circuit with active rectification 
The wireless DC-DC converter with active rectification is tested till 3.3 kW and the key 












The differential voltage 𝑉𝑉𝑑𝑑𝑖𝑖2 measured indicates that during turn ON of the switch 𝑆𝑆2 the 
current 𝑍𝑍𝑝𝑝 is positive which indicates soft switching operation as the body diode of the switch 
is conducting during dead time interval. Similarly, if the secondary current is negative at the 
switch turn ON instant the body diode will be under conduction leading to ZVS turn ON for 
switch 𝑉𝑉𝑖𝑖𝑖𝑖2. The soft switching instants of primary and secondary side bridges are indicated in 
Fig. 5.10. 
The operating efficiency as well key parameters of the converter at full load is presented 
in Fig. 5.11(a). A full load efficiency of 95.42 % is achieved by the system using proposed 
analog SR based active rectification. The efficiency under various loading condition for 
wireless system with diode rectification and active rectification is compared in Fig. 5.11(b). 
The wireless converter with active rectification stage has improved full load efficiency by 
1.25 % and generates a 2.6% increase in efficiency at 1kW operation. The proposed SR 
circuit helps in improving the efficiency of wireless stage as predicted from analysis.  
 
Fig. 5.11 (a) Power analyzer measurements (b) Efficiency comparison between wireless DC-DC stage with diode 




















5.3 Experimental verification of integrated wireless charging solution 
Multiple topologies capable of merging wireless rectification stage to on-board chargers 
were proposed in Chapter 2. From the various proposed solutions, an integrated charging 
structure based on solution III architecture presented in Fig. 2.10 is selected as the 
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Fig. 5.12 System level implementation of charging solution III 
The selected topology is redrawn as Fig. 5.12 for quick reference. The relays 𝑅𝑅𝜑𝜑1 and 𝑅𝑅𝜑𝜑2 




























Fig. 5.13 Equivalent circuit of operation for wireless charging mode of solution III 
During conductive charging mode the relay 𝑅𝑅𝜑𝜑2 remains open while 𝑅𝑅𝜑𝜑1 remains closed so 




inductive charging mode system relay 𝑅𝑅𝜑𝜑1 remains open while 𝑅𝑅𝜑𝜑2 remains closed. The 
equivalent circuit of the integrated charger under wireless charging mode is presented in 
Fig. 5.13. A laboratory testing prototype as shown in Fig. 5.14 is assembled to test the 
proposed charging solution. The key parameters of the prototype under test are summarized 
in Table 5.4.  
Receiver Coil
Transmitter Coil
 (C2) – capacitor bank
 (C1) – capacitor bank
Primary inverter bridge
 








The key operating waveforms of the integrated charger working under full load is presented 
in Fig. 5.15. The input totem pole PFC stage operates with a switching frequency of 70 
kHz to minimize switching loss as well as EMI generation, while wireless power transfer 
stage is tuned to operate at 85 kHz following SAE J2954 standard. The input voltage and 
current are in phase with a current THD of 1.3% and less than 1% output voltage ripple at 
the intermediate link. 
Table 5.4 Key parameters of system under test 







Nominal Input voltage (Vrms)  240 
Maximum output power (kW) - 3.3 
Dc Link capacitance LLG2W681MELC45 680 µF ,450V – 3 
Primary side inductance 𝐿𝐿𝑖𝑖𝑖𝑖 (µH) - 500 
𝑆𝑆𝑛𝑛1 − 𝑆𝑆𝑛𝑛4 C2M00820120D 1200V, 36A, 80mΩ 









Output battery voltage range (V) - 250-420 V 
Resonant Capacitor (𝐶𝐶1) B32652A2472K000 4.7nF, 2 kV, 5 x17 
Resonant Capacitor (𝐶𝐶𝑖𝑖) B32652A2472K000 4.7nF, 2 kV, 3 x10 
Primary resonant inductance 𝐿𝐿𝑟𝑟𝑝𝑝 
(μH) 
- 212.15 
Secondary resonant inductance 
𝐿𝐿𝑟𝑟𝑖𝑖 (μH 
- 210.65 
Magnetizing inductance 𝐿𝐿𝑚𝑚 (μH) - 63.15 
Turns ratio (𝐺𝐺) - 1:1 
Output DC capacitance 𝐶𝐶0 (μF) C4AEHBW5300A3JJ 60 
𝑆𝑆𝑛𝑛5 − 𝑆𝑆𝑛𝑛8 , 𝑆𝑆11 − 𝑆𝑆14 C2M00820120D 1200V, 36A, 80mΩ 
A full load efficiency of 92.77% is obtained for the integrated charging system developed 




understand the improvement in efficiency over the load range of operation a comparative 
study is carried out between integrated charger using diode bridge rectification with an 
integrated solution using active rectification. From, Fig. 5.16 (b) we can observe that the 
overall efficiency improves by more than 1% for active rectified solution  
 
Fig. 5.16 (a) Efficiency measurement from power analyzer (b) Efficiency comparison between integrated charger 
employing diode rectification with charger employing proposed active rectification 
5.4 Summary 
In this chapter, an analog synchronous rectification circuit is proposed to implement active 
rectification on secondary side of the wireless DC-DC stage. The key components enabling 
the proposed solution are analyzed and designed to develop a laboratory prototype. A full 
load (3.3kW) efficiency of 95.42% is attained by wireless DC-DC stage employing active 
rectification  which is 1.25% more than diode bridge rectifier based solution. Furthermore, 
a laboratory prototype of an integrated wireless charger is built employing the proposed 
active rectification scheme and tested at full load conditions. The laboratory prototype 
achieves an overall efficiency of 92.77% while drawing an input current with THD of 1.3% 





















Chapter 6: Conclusion and Future Research Work 
6.1 Conclusions 
The major focus of this dissertation work is to propose novel power electronic 
interfaces to integrate on-board components of wired and wireless charging systems for 
electric vehicles. Furthermore, the proposed interfaces target minimum modifications to 
existing components while reducing the weight, cost and volume associated with wireless 
stage. 
In this work, a set of three integration architectures are proposed for wired and wireless 
charging, classified based on the position of integration. The key requirement of the on-
board charger enabling the proposed integration is the presence of a controllable and 
accessible full bridge. 
The proposed architectures require an off-board input conditioning stage converting 
grid side AC input to DC output for maintaining input power quality. In the initial stage of 
this work, a comprehensive loss model is developed to evaluate an active front end 
converter suitable for development of a 3.3kW integrated wireless charging solution. A 
totem pole bridgeless converter is selected based on the results obtained from the 
comprehensive loss model. 
In the second stage of this work, an improved extended harmonic approximation (EHA) 
model is proposed to estimate the various characteristics of multi frequency resonant 
converters. The proposed EHA modeling technique includes the effect of harmonic power 




based modeling leading to inaccuracies in gain and stress evaluation.  An EHA model based 
stress evaluation study is carried out for the appropriate design of resonant components. 
In order to improve the efficiency of proposed integration structure with minimum 
modifications, a novel synchronous rectification circuit for on-board full bridge is proposed 
using secondary side sensed current and low cost opamp based circuits. The proposed 
circuit can auto synchronize the full bridge structure under a frequency modulation scheme 
as well generate a programmed phase lead for enabling soft switching operation.  
Finally, the proposed integrated wireless charger is implemented using various building 
blocks developed in this work. The developed laboratory prototype of the integrated 
wireless charger was able to transfer 3.3kW power from grid to load at an air gap of 10 cm. 
The implemented charger achieved a conversion efficiency of 92.77% while drawing input 
current with a power factor of 0.9994 and 1.3% THD. 
6.2 Future Work 
6.2.1 Secondary side control of series compensated wireless system with 
reduced communication requirements 
The closed loop control scheme for any conventional resonant converter uses the error 
signal between sensed battery voltage and reference level to generate modulation signals 
of either the duty ratios or frequency of the primary side switching pulses. However for a 
wireless charging system, the output voltage sensor circuitry and the PWM controller for 
the secondary side switches will reside in the vehicle side, whereas the switching controller 
for the primary side will reside on the charging station side for a wireless converter. 




between the primary and secondary side, which necessitates establishing an additional 
communication channel. Also, additional considerations need to be taken on the signal 
propagation delay and synchronizing the processor clocks on both sides. Therefore, a cost-
effective and relatively simpler solution would be to conduct the PWM control only on the 
secondary (vehicle) side without requiring any information from the primary side. The 
proposed analog synchronization scheme could be extended to act as a potential external 
trigger for enabling secondary side control for the wireless system.  The technical challenge 
in this regard will be to estimate the voltage/current conditions on the primary side using 
the secondary side voltage information and, hence, to regulate the power flow and voltage 
gain. Detailed and rigorous technical analyses on establishing the control loop structure 
and power flow regulation strategy needs to be investigated and performed in the future 
research.  
6.2.2 Multi-objective optimization of integrated wireless charging system 
This work will target for optimized designs at component level for the proposed integrated 
wired and wireless charging system, which comprises of a power factor correction (PFC) 
rectifier followed by the wireless DC/DC stage. Based on the selected power conversion 
stages in a wireless power transfer system and design space parameters, the resulting 
current and voltage waveform expressions need to be developed for each component, 
which are then used to optimize the EMI filter, wireless coil and capacitor banks in the 
compensation network. The proposed extended harmonic analysis (EHA) model can 
improve the accuracy of stress calculations of various resonant components. 
 In the Pareto optimization, all available degrees of freedom, i.e. all design space variables 




plate dimensions, and shield dimensions) are considered. Then each component is 
optimized independently with an iterative temperature/loss calculation, in order to take the 
temperature dependent losses into account.  
For the design of the coil, the quality factor and leakage flux parameters are the major 
constraints. The figure of merit (FOM) of a wireless coil is given by 𝐺𝐺𝐹𝐹𝐹𝐹 = 𝑘𝑘𝑘𝑘 where k 
stands for the coupling while Q stand for quality factor. To design a high quality wireless 
coil we need to maximize the FOM. The k and Q values of a coil are dependent on the 
inner and outer diameters as well the construction of field shaping ferrite back plates.  
ANSYS Maxwell FEA based simulations have to be employed to extract an optimum 
design for given power and dimension constraint while maximizing FOM of the coil. 
The optimization of the resonant capacitor bank in the wireless stage is very important to 
maximize efficiency. Applying statistical trend on the database of film, ceramic, and 
aluminum capacitors from TDK, EPCOS, and Dublier shows that the volume of the 
capacitor can be expressed as a linear combination of stored energy, capacitance and 
voltage i.e. 𝑉𝑉𝑐𝑐𝜑𝜑𝑑𝑑𝑚𝑚𝑝𝑝 = 𝑘𝑘𝐶𝐶1𝐶𝐶𝑉𝑉𝑑𝑑2 + 𝑘𝑘𝐶𝐶2𝐶𝐶 + 𝑘𝑘𝐶𝐶3𝑉𝑉𝑑𝑑. The proportional coefficients 𝑘𝑘𝐶𝐶1,𝑘𝑘𝐶𝐶2,𝑘𝑘𝐶𝐶3 
vary for different types of capacitors. An extensive database of various types of capacitors 
with their voltage ratings needs to be formed in a future study for making the optimum 
selection. Furthermore, after calculating the quasi peak noise spectrum, the optimal EMI 
output filter is found by searching through all LC parameters that do not violate the power 
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